ISD94100 Series Technical Reference Manual
Sep 9, 2019
Page
255
of 928
Rev1.09
IS
D
9
410
0
S
ER
IE
S
T
E
C
HN
ICA
L
RE
F
E
RE
NCE
M
AN
U
AL
Port A-D Interrupt Enable Control Register (Px_INTEN)
Register
Offset
R/W Description
Reset Value
PA_INTEN
0x01C
R/W PA Interrupt Enable Control Register
0x0000_0000
PB_INTEN
0x05C
R/W PB Interrupt Enable Control Register
0x0000_0000
PC_INTEN
0x09C
R/W PC Interrupt Enable Control Register
0x0000_0000
PD_INTEN
0x0DC
R/W PD Interrupt Enable Control Register
0x0000_0000
31
30
29
28
27
26
25
24
RHIEN
23
22
21
20
19
18
17
16
RHIEN
15
14
13
12
11
10
9
8
FLIEN
7
6
5
4
3
2
1
0
FLIEN
Bits
Description
[n+16]
n=0,1..15
RHIEN[n]
Port A-D Pin[n] Rising Edge or High Level Interrupt Trigger Type Enable Bit
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the
corresponding input Px.n pin. Set bit to 1 also enable the pin wake-up function.
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will
generate the interrupt while this pin state is at high level.
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin
will generate the interrupt while this pin state changed from low to high.
0 = Px.n level high or low to high interrupt Disabled.
1 = Px.n level high or low to high interrupt Enabled.
Note:
Max. n=15 for port A/C/D
n=0..9, 13, 14, 15 for port B
[n]
n=0,1..15
FLIEN[n]
Port A-D Pin[n] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding
input Px.n pin. Set bit to 1 also enable the pin wake-up function.
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will
generate the interrupt while this pin state is at low level.
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will
generate the interrupt while this pin state changed from high to low.
0 = Px.n level low or high to low interrupt Disabled.
1 = Px.n level low or high to low interrupt Enabled.
Note: