) E L 3562A
FAU LT I SO LAT ION
SOURCE MA I N
This key in itiates the Digital Sou rce Self Test. The A2 System C PU loads the A1
Digital Sou rce with test data to test most of the d igital sou rce's su bblocks. The:
system CPU then reads the contents of the digital sou rce's status registers. Failed
bits of the status registers are entered in the test log. (Refer to 8-5)
ZOOM
This key initiates the Zoom Test. A zoomed measurement is done using a test signal
from the A30 Analog Source. If this test passes, the A30 Analog Source main output,
A4 LO, AS Digital Filter, A6 Dig ital Fi lter Contro l ler, A7 FPP, A9 FFT, and the A8
G lobal RAM are verified.
LO FU NCTN
This key in itiates the LO Functional test. This test causes the LO to output phase
and sine values to the A2 System CPU. The system CPU then com pares the values
to known good values. This test first executes using external clocks (SYNC2 and
10 MHz) and then runs again su bstituting internal clocks for the SYNC2 and 10 MHz
clocks. (Refer to 8-8)
LO DSA PATT 1
This key is used i n the A4 Local Osci llator signature analysis tests. (Refer to 8-8)
LO DSA PATT2
This key is used i n the A4 Local Osci llator signature analysis tests. (Refer to 8-8)
TEST I N P UT
This key d isplays the menu of soft keys used in testing and adjusting the A30 Analog Sou rce,
A32, A34 Analog Digital Converter and the A33, A3S I nput assembl ies.
FR E N D ADJ U ST
ADC
This key displays the menu of soft keys used i n testing the A32, A34 Analog D igital
Converter. The AS Digital Filter status words are displayed when DI GTAL TRAC E ,
PASS TH RU, o r S ECOND PASS keys are pressed.
FR E N D FU NCTN
The FR E N D FU NCTN key is used to test the A30 Analog Source (includ ing
the cal ibrator), the A32, A34 ADCs, and the A33, A3S Inputs. This test enables
the analog sou rce output and then the cal ibrator output i nto the i n put
channels. The resu lts are compared to known values. This test is the same
test as the Sou rce Test (SOU RC E FU NCTN).
Summary of Contents for 3562A
Page 2: ......
Page 6: ......
Page 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Page 20: ......
Page 24: ......
Page 126: ......
Page 128: ......
Page 150: ......
Page 152: ......
Page 160: ......
Page 196: ......
Page 198: ......
Page 206: ......
Page 207: ...MODEL 3562A CR Cl ...
Page 209: ...MODE L 3562A Cl ...
Page 211: ... ...
Page 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Page 214: ... C401 8S1 15ISI t 1 J400 ...
Page 217: ... ...
Page 220: ......
Page 221: ... ...
Page 224: ...A3 CQVLCLI A3 ...
Page 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Page 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Page 246: ......
Page 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Page 305: ...c c I O Sequencer S r J Sequence Decoder ...
Page 320: ......
Page 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Page 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Page 450: ......
Page 488: ......
Page 492: ......
Page 536: ......
Page 552: ......
Page 570: ......