C I RC U I T D E SC R I PTIONS
MODE L 3562A
6-1 1 6
The anti-al ias filter is a passive low pass filter whose break frequency i s 1 00 kHz. Fol lowing
this fi lter are two non-inverting op am ps, each with a gain of 3, which feed the track and
hold circu it.
The track and hold circuit is contro l l ed by the CONY signal from the trigger board and
the TRH (track
&
hold) signal from the ADC controller. The CONY signal initiates the "hold"
and the control ler term inates it. The pu rpose of the track and hold circ u it is to hold the
voltage of the in put signal for the period of time requ i red for the value to be d igitized.
W hen tracking, the circuit acts l ike an i nverting amplifier. See figu re 6-A32a.
T/H OUT
T/H
I N
TP600
Figure 6-A32a Track
&
hold Input vs. output
Digital
TRACK
HOLD
" e conversIOn
starts
w ·
en
e
controller receives a start conversion
trigger
i n chan nel two generates the control signals which
coord inates the two passes and
the process switches on both boards. The
T/H OUT signal is converted to a
digital word by passing the signal through an
8-b it A/D converter twice as descri bed in the fo l lowing d iscussion .
The first pass c i rcuit takes the track and hold output, divides it by fou r, and leve l sh ifts
it for the A/D converter. The controller then sets the process switch (U405) to send this
signal to the AID converter (see table 6-A32b for process switch configu ration information).
When the conversion is com plete, the 8-bit word goes to the controller which comb i nes
the word with dither (a noise signal generated i ns ide the control ler chip) and outputs a
1 3-b it word to the DAC.
Summary of Contents for 3562A
Page 2: ......
Page 6: ......
Page 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Page 20: ......
Page 24: ......
Page 126: ......
Page 128: ......
Page 150: ......
Page 152: ......
Page 160: ......
Page 196: ......
Page 198: ......
Page 206: ......
Page 207: ...MODEL 3562A CR Cl ...
Page 209: ...MODE L 3562A Cl ...
Page 211: ... ...
Page 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Page 214: ... C401 8S1 15ISI t 1 J400 ...
Page 217: ... ...
Page 220: ......
Page 221: ... ...
Page 224: ...A3 CQVLCLI A3 ...
Page 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Page 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Page 246: ......
Page 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Page 305: ...c c I O Sequencer S r J Sequence Decoder ...
Page 320: ......
Page 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Page 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Page 450: ......
Page 488: ......
Page 492: ......
Page 536: ......
Page 552: ......
Page 570: ......