C I RCU I T D ESCR I PT I ONS
H LFSCl1
H LFSCL2
H p·I D
I N D LKEMPTY
I N PUT1
I N PUT2
IFC
HALFSCALE C HA N N E L 1
HALFSCALE CHAN N E L 2
(A32; A34 TPS03)
MOD E L 3S62A
These signals are status signals from the A32, A34 Analog D igital
Converters and are asserted whenever the analog input exceeds half
·range in ampl itude. They are latched i nto the AS Digital Filter and
can be read by the A2 System CPU as part of the digital fi lter status
word. ,:H LFSC L 1 and H LFSC L2 also go to the
A1 S
Keyboard to tu rn on
the halfscale LED.
H P-I B
This is the H P-I B input from the rear panel to the A22 H P-I nterface
Bus assem bly. The A22 H P-I B connects the rear panel i nput to the A2
System CPU assemb ly.
PARALLE L I N PUT DATA BLOCK EMPTY
This signaL is from the AS Digital Filter to the A6 Digital Fi lter Control ler.
I N BLKEMPTY is used when parallel data from the A8 G lobal RAM is
used instead of serial data from the A32 ADC 1 or A34 ADC 2
assembl ies. This s ignal goes h igh when the cu rrent input block of the
A8 G lobal RAM data is received by the AS Digital Fi lter. The positive
' transition of this signal sets the correspond ing interru pt flag on the
A6 Digital Fi lter Control ler.
CHAN N E L 1 ANALOG O UT
CHAN N E L 2 ANALOG OUT
(A33, A3S T P400)
These signals are the cond itioned front panel in put signals from the
A33; A3S I nput assembl ies to the A32, A34 Analog Digital Converters.
I NTE RFAC E CLEAR
Signal to and from the A2 System CPU to the A22 H P-I B. When I FC
is set a l l talkers and listeners on the H P-I B are unaddressed, and
control lers go to the' inactive state.
7\2
CPU.
IRQT3L
I RQT4 L
6-1 38
This open col lector signal is also used by the A2 programmable timer
modu le.
I NT E RRU PT REQ U EST 3
Active Low
I nterru pt req uest l i ne from the A7 Floating Point Transform Processor
to the A2 System C P U . This is an open col lector signal.
I NTERRUPT REQ U E ST 4
Active Low
I nterrupt request l ine from the A9 Fast Fourier Processor to the A2
System C P U . This is an open col lector signal.
Summary of Contents for 3562A
Page 2: ......
Page 6: ......
Page 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Page 20: ......
Page 24: ......
Page 126: ......
Page 128: ......
Page 150: ......
Page 152: ......
Page 160: ......
Page 196: ......
Page 198: ......
Page 206: ......
Page 207: ...MODEL 3562A CR Cl ...
Page 209: ...MODE L 3562A Cl ...
Page 211: ... ...
Page 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Page 214: ... C401 8S1 15ISI t 1 J400 ...
Page 217: ... ...
Page 220: ......
Page 221: ... ...
Page 224: ...A3 CQVLCLI A3 ...
Page 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Page 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Page 246: ......
Page 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Page 305: ...c c I O Sequencer S r J Sequence Decoder ...
Page 320: ......
Page 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Page 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Page 450: ......
Page 488: ......
Page 492: ......
Page 536: ......
Page 552: ......
Page 570: ......