C I RC U I T D E SCRI PTIONS
MOD E L 3562A
6-8 A7 FLOATING POINT PROCESSOR
(Refer to figure 6-A7) The Floati ng Point Processor (FPP) is a fast arithmetic u n it which
carries out real and com plex arithmetic operations on blocks of d ata stored in the
A8 Global RAM. The processing u n its (AL U s) of the FPP are six AM2903 bit-sl ice micro
p rocessor ICs. I nstru ctions are provided to the ALUs by an add ress sequencer and seven
m i crocode PROMs.
The FPP can perform 85 u n ique operations i ncluding add ition, subtraction, m u ltiplication,
and division. Operations are performed on data blocks which have been normal ized and
stored in the A8 G lobal RAM. The data can have one of three formats:
•
2's complem ent integer (1 6 bit)
•
Si ngle prec ision floati ng poi nt (32 bit)
•
Double prec ision floating poi nt (64 bit)
The operation the FPP performs on a data block is d ictated by the A2 System CPU. The
system CPU sets up a command stack in the global RAM to tel l the FPP which operation
to perform. A com mand stack consists of the fo llowing:
•
32 b it command word (add, sub, etc.)
•
N u m ber of entries in the data block which are to be operated on.
•
Constants to i n d icate if the data block is real or complex.
•
The beginning add ress of the data block in global RAM.
•
The desti nation address of the res u lts.
Commands may be executed individu a l ly or in groups. Commands in groups are executed
i n series and can i n c l ude m u ltiple looping.
To
an operation, the FPP
-
6-58
IS
an overvIew
an FPP operation:
1 . The system CPU puts a command stack or series of com mand stacks in the global RAM.
2 . The system CPU add resses the F P P using the system add ress b u s and puts the starting
add ress of the command stack on the system data bus.
3. The FPP recogn izes that it has been add ressed (AD DFLG) by the C P U .
4 . The ALUs read the comm and stack's add ress that is now i n the command pointer
registers and on the B bus. The add ress of the command stack is stored in the i nternal
registers of the ALUs.
Summary of Contents for 3562A
Page 2: ......
Page 6: ......
Page 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Page 20: ......
Page 24: ......
Page 126: ......
Page 128: ......
Page 150: ......
Page 152: ......
Page 160: ......
Page 196: ......
Page 198: ......
Page 206: ......
Page 207: ...MODEL 3562A CR Cl ...
Page 209: ...MODE L 3562A Cl ...
Page 211: ... ...
Page 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Page 214: ... C401 8S1 15ISI t 1 J400 ...
Page 217: ... ...
Page 220: ......
Page 221: ... ...
Page 224: ...A3 CQVLCLI A3 ...
Page 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Page 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Page 246: ......
Page 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Page 305: ...c c I O Sequencer S r J Sequence Decoder ...
Page 320: ......
Page 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Page 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Page 450: ......
Page 488: ......
Page 492: ......
Page 536: ......
Page 552: ......
Page 570: ......