SERV I C E
MOD E L 3562A
8-60
If this test fails and the local bus test passes, the fai l u re is probably in the Global Bus
DMA Control or Local Data/DMA Bus I nterface. The test message displayed on the screen
identifies which of the two should be investigated along with information describing wlhich
bit has fai led.
F I LTER BUS
The fi lter bus test should be used, after the operation of the local data bus is verified,
to test the transfer of data between the digital fi lter blocks and global RAM.
The fi lter bus test transfers one word from global RAM, through the d igital filter bus, into
the digital fi lter control ler IC, and then transfers it back to global RAM. Refer to the block
diagrams in Section VI to visu alize the data path. This seq uence is performed once for
each of the two channels. The test checks for either incorrect words or fai l u re to write
anything at a l l .
Failure to write anything, denoted by the message "DFA Chan
x
Write," i ndicates a problem
with measu rement control circu its on A6 or the d igital filter contro l IC correspond ing to
the channel that fai led (the meas u rement fai led to set up). Writing wrong data causes
the message "DFA Fi lter Bus
x"
to be displayed and ind icates a problem with the interface
IC associated with the fai l i ng channel.
If the fi lter bus test passes, the fol lowing circu its and processes are probably fu nction ing
correctly:
Paral lel I nput Control
G lobal Bus DMA Control
G l obal Data Bus I nterface
Address Output Registers
Unfi ltered channel output of the CHAN 1 and CHAN 2 Fi lter Controls
DFA PATT 1
NOTf
The message "DFA Filter Bus
1"
corresponds to the Chan 1 Digital
Filter Data Bus and "DFA Filter Bus 2" corresponds to the Chan 2
Digital Filter Data Bus.
The digital fi lter pattern test #1 is used for two pu rposes: with the loop mode off, it is
a diagnostic self-test of the digital fi lter blocks with no in puts; with the loop mode on,
it is a signatu re test for the d igital filter data busses and the global data bus interface
block. It is intended to be used as fol lows:
1 . Run the diagnostic (loop mode off).
2. If Transient Test #1 fails, perform the test with loop mode on and use the signatu res
to isolate problems in the output path (from the fi lter control ler IC through the global
data bus interface).
Summary of Contents for 3562A
Page 2: ......
Page 6: ......
Page 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Page 20: ......
Page 24: ......
Page 126: ......
Page 128: ......
Page 150: ......
Page 152: ......
Page 160: ......
Page 196: ......
Page 198: ......
Page 206: ......
Page 207: ...MODEL 3562A CR Cl ...
Page 209: ...MODE L 3562A Cl ...
Page 211: ... ...
Page 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Page 214: ... C401 8S1 15ISI t 1 J400 ...
Page 217: ... ...
Page 220: ......
Page 221: ... ...
Page 224: ...A3 CQVLCLI A3 ...
Page 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Page 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Page 246: ......
Page 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Page 305: ...c c I O Sequencer S r J Sequence Decoder ...
Page 320: ......
Page 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Page 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Page 450: ......
Page 488: ......
Page 492: ......
Page 536: ......
Page 552: ......
Page 570: ......