MOD E L 3S62A
I RQT5 L
I RQT6L
KYB R D L
LCNV
LDO to LD1 5
LDCH1 L
LDCH 2 L
LDSRCL
C I RCU IT D E SC R I PT I O N S
I NTE RRU PT R E Q U E ST 5
Active Low
I nterrupt request l ine from the A6 Digital Filter Controller to the A2
System C PU . This is an open col lector signal.
I NTERRU PT R E Q U EST 6
Active Low
I nterrupt request l ine from the AB G lobal RAM to the A2 System CPU.
This is an open col lector signal.
K EYBOARD
Active Low
S ignal from the A2 System C PU which selects the A1 S Keyboard. The
system processor uses this l i ne along with A1 L and A2 L to add ress the
keyboard .
LOCAL AID CO NV E RT
(A32, A34 TP606)
This signal is used by the A32 ADC 1 and the A34 ADC 2. The ADC
control ler sends this signal to the A/D converter IC to start converti ng.
When both assembl ies are installed, this signal also goes to the
A32 ADC 1 assembly's AID converter le.
LOCAL DATA BUS
These bidirectional data l ines are used by the AS Digital Fi lter and
the A6 Digital Filter Control ler. Du ring a AS Digital F ilter read/write
operation, these data l ines are the inverted version of the system data
bus.
LOAD CHAN N E L 1
LOAD CHAN N E L 2
Active Low
Signal from the A1 Digital Source that latches command data word
G-JTLD into the A33, A35 i nput assembi ies and the A32, A34 ADC
assemblies.
Active ow
Signal from the A2 System CPU indicati ng data is transferri ng on the
lower half of the system data bus (DO to D7). When LDSL goes low
for a read cycle, the A2 System CPU is expecting val id data to be placed
on the lower half of the data bus. I n the write cycle a low on LDS L
indi cates there is val id data on the lower half of the system d ata bus.
LOAD ANALOG SOURC E
Active Low
Signal from the A1 Digital Sou rce that latches comm and data word
CNTLD into the A30 analog sou rce's sh ift register./
6-1 39
Summary of Contents for 3562A
Page 2: ......
Page 6: ......
Page 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Page 20: ......
Page 24: ......
Page 126: ......
Page 128: ......
Page 150: ......
Page 152: ......
Page 160: ......
Page 196: ......
Page 198: ......
Page 206: ......
Page 207: ...MODEL 3562A CR Cl ...
Page 209: ...MODE L 3562A Cl ...
Page 211: ... ...
Page 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Page 214: ... C401 8S1 15ISI t 1 J400 ...
Page 217: ... ...
Page 220: ......
Page 221: ... ...
Page 224: ...A3 CQVLCLI A3 ...
Page 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Page 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Page 246: ......
Page 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Page 305: ...c c I O Sequencer S r J Sequence Decoder ...
Page 320: ......
Page 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Page 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Page 450: ......
Page 488: ......
Page 492: ......
Page 536: ......
Page 552: ......
Page 570: ......