MODE L 3562A
C I RC U I T D E SC R I PT I O N S
Phase Accumulator
The phase accumulator uses six internal registers with adders and latches to produce phase
val ues (addresses). One or two registers (depending on mode) contain the phase values
which are used to generate the desired sine and cosine values. The other registers contain
phase increments, i ncrements of phase increments (ch i rp mode), or are not being used.
These phase i ncrements deterrl1 ine the sine wave frequency (frequency
=
AS/AT, where
AT is the sample period). The only m ode in which all registers are used is the chirp mode.
The registers are 64 bits, but only the chirp sweep rate uses 64 bits. A l l other val ues use
the 32 MS B. The data is hand led in fou r, 8-bit chu nks each cycle.
Sine ROM (U29, U20J
The sine ROM (U29, U20) takes the phase val ue from the phase accumulator a nd uses
it to output a digital sin usoidal wave. The sine ROM contains the positive half of a sine
wave in a lookup tab le. The sine ROM takes in 1 3 phase bits (an add ress) and outputs
1 6 ampl itude bits (data).
Interpolator and Adder
The interpolator is used to increase the phase resol ution of the sine ROM output and
produce the data needed for a com p l ete sine wave. The interpolator ROM(U1 3) uses the
output from the phase accum u l ator to prod uce an interpol ate val ue. This value is added
to or subtracted from the sine ROM o utput to prod uce the high resolution output (parallel,
1 6-bit word) i n four, 4-b it chu nks.
Output Buffers
The output buffers consist primarily of three, 1 6-b it para l lel-in, serial-out sh ift registers
and an output tim i ng PA L (A4 US8). The tim ing PAL contro ls the sh ift registers and the
self-test shift registers.
Control Circuits
The control circu its consist of two PALs, one PLA, and some related circuitry. The function
_
_
m
"_'
�
�
_
_
�
,,_.".<
�
"
Phase Acc u m u l ator PAL (U56)
I nterpol ator PAL (U55)
T i m i ng PAL (U68)
This PAL controls the input, output, and s h ifting
of the data i n the phase accum u l ator.
This PLA controls the addition, subtraction, and
slope functions for the interpolator output and
other random logic functions.
This PAL produ ces the basic timing signals of
the LO.
6-41 /6-42
Summary of Contents for 3562A
Page 2: ......
Page 6: ......
Page 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Page 20: ......
Page 24: ......
Page 126: ......
Page 128: ......
Page 150: ......
Page 152: ......
Page 160: ......
Page 196: ......
Page 198: ......
Page 206: ......
Page 207: ...MODEL 3562A CR Cl ...
Page 209: ...MODE L 3562A Cl ...
Page 211: ... ...
Page 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Page 214: ... C401 8S1 15ISI t 1 J400 ...
Page 217: ... ...
Page 220: ......
Page 221: ... ...
Page 224: ...A3 CQVLCLI A3 ...
Page 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Page 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Page 246: ......
Page 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Page 305: ...c c I O Sequencer S r J Sequence Decoder ...
Page 320: ......
Page 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Page 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Page 450: ......
Page 488: ......
Page 492: ......
Page 536: ......
Page 552: ......
Page 570: ......