Hitachi H8S/2670, Справочное руководство

Страница: 446 / 647

429
Condition A Condition B
Test
Item Symbol Min Max Min Max Unit Conditions
WDT Overflow output
delay time t
WOVD
— 50 — 40 ns Figure 7.36
SCI Input
clock Asynchronous t
Scyc
4 — 4 — t
cyc
Figure 7.37
cycle
Synchronous 6 — 6 —
Input clock pulse
width t
SCKW
0.4 0.6 0.4 0.6 t
Scyc
Input clock rise time t
SCKr
— 1.5 — 1.5 t
cyc
Input clock fall time t
SCKf
— 1.5 — 1.5
Transmit data delay
time t
TXD
— 50 — 40 ns Figure 7.38
Receive data setup
time (synchronous) t
RXS
50 — 40 — ns
Receive data hold
time (synchronous) t
RXH
50 — 40 — ns
A/D
converter Trigger input setup
time t
TRGS
30 — 30 — ns Figure 7.39