
854
Din
Standby
SLEEP
Bus right
release
PDn/
Dn/
CSm
PDW
RES
R
Q
D
C
PDnDR
PDR
Dn
Dout
Single
mode
MCU mode 1
MCU mode 0
MCU mode 2
PFC
SBYCR
Q HIZ
QPDnMD0
QPDnMD1
QPDnIOR
Internal
data bus
n = 28–29
m = 2–3
PDR: Port D read signal
PDW: Port D write signal
RES: Reset signal
Dout: Data output timing signal
Din: Data bus input timing signal
CSm
Figure B.29 PDn/Dn/
CSm
Block Diagram (n = 28, 29)
Summary of Contents for SH7041 Series
Page 2: ......
Page 6: ......
Page 38: ...xvi ...
Page 44: ...6 ...
Page 46: ...8 ...
Page 48: ...10 ...
Page 82: ...44 ...
Page 114: ...76 ...
Page 118: ...80 ...
Page 124: ...86 ...
Page 170: ...132 ...
Page 250: ...212 ...
Page 492: ...454 ...
Page 506: ...468 ...
Page 604: ...566 ...
Page 684: ...646 ...
Page 706: ...668 ...
Page 778: ...740 ...
Page 780: ...742 ...
Page 818: ...780 ...
Page 850: ...812 ...
Page 923: ...SH7040 SH7041 SH7042 SH7043 SH7044 SH7045 Group Hardware Manual REJ09B0044 0600O ...