Renesas SH7041 Series, Hardware Manual, Page: 154 / 923

116
F D E
M E E M M E E E F D
F
3
1
3
Interrupt acceptance
IRQ
m1 m2 1 m3 1
5 + m1 + m2 + m3
Instruction (instruction
replaced by interrupt
exception processing)
Overrun fetch
Interrupt service routine
start instruction
F:
D:
E:
M:
Instruction fetch (instruction fetched from memory where program is stored).
Instruction decoding (fetched instruction is decoded).
Instruction execution (data operation and address calculation is performed
according to the results of decoding).
Memory access (data in memory is accessed).
Figure 6.5 Pipeline when an IRQ Interrupt is Accepted
6.6 Data Transfer with Interrupt Request Signals
The following data transfers can be done using interrupt request signals:
•
Activate DMAC only, without generating CPU interrupt
•
Activate DTC only, CPU interrupts according to DTC settings
Among interrupt sources, those designated as DMAC activating sources are masked and not input
to the INTC. The masking condition is listed below:
Mask condition = DME • (DE0 • source selection 0 + DE1
×
source selection 1 + DE2 •
source selection 2 + DE3 • source selection 3)
The INTC masks CPU interrupts when the corresponding DTE bit is a 1. The DTE clear condition
and interrupt source flag clear condition are listed below.
DTE clear condition = DTC transfer end • DTECLR
Interrupt source flag clear condition = DTC transfer end •
DTECLR
+ DMAC transfer end
Where: DTECLR = DISEL + counter 0.
Figure 6.6 shows a control block diagram.