
241
SAR3
DAR3
Data
buffer
Address b
us
Data b
us
Memory
Transfer source
module
Transfer destination
module
Temporary
buffer
The SAR3 value is taken as the address, memory data is read, and the value is stored in the
temporary buffer. Since the value read at this time is used as the address, it must be 32 bits.
When external connection data bus is 16 bits, two bus cycles are required.
DMAC
SAR3
DAR3
Data
buffer
Address b
us
Data b
us
Memory
Transfer source
module
Transfer destination
module
Temporary
buffer
The value in the temporary buffer is taken as the address, and data is read from the
transfer source module to the data buffer.
SAR3
DAR3
Data
buffer
Address b
us
Data b
us
Memory
Transfer source
module
Transfer destination
module
Temporary
buffer
The DAR3 value is taken as the address, and the value in the data buffer is written to the
transfer destination module.
Note:
Memory, transfer source, and transfer destination modules are shown here.
In practice, connection can be made anywhere there is address space.
DMAC
DMAC
1st, 2nd bus cycles
3rd bus cycle
4th bus cycle
Figure 11.9 Dual Address Mode and Indirect Address Operation
(When External Memory Space is 16 bits)
Summary of Contents for SH7041 Series
Page 2: ......
Page 6: ......
Page 38: ...xvi ...
Page 44: ...6 ...
Page 46: ...8 ...
Page 48: ...10 ...
Page 82: ...44 ...
Page 114: ...76 ...
Page 118: ...80 ...
Page 124: ...86 ...
Page 170: ...132 ...
Page 250: ...212 ...
Page 492: ...454 ...
Page 506: ...468 ...
Page 604: ...566 ...
Page 684: ...646 ...
Page 706: ...668 ...
Page 778: ...740 ...
Page 780: ...742 ...
Page 818: ...780 ...
Page 850: ...812 ...
Page 923: ...SH7040 SH7041 SH7042 SH7043 SH7044 SH7045 Group Hardware Manual REJ09B0044 0600O ...