![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268295.webp)
256
Timer and Counter Instructions
Section 3-6
input remains ON and the timer’s Completion Flag will be turned ON when the
PV reaches 0000.
The status of the timer’s PV and Completion Flag will be maintained after the
timer times out. To restart the timer, the timer input must be turned OFF and
then ON again or the timer’s PV must be changed to a non-zero value (by
MOV(021), for example).
Flags
Note
In CS1-H, CJ1-H, CJ1M, and CS1D (for Single-CPU System) CPU Units,
these Flags are left unchanged.
In CS1 and CJ1 CPU Units, these are turned OFF.
Precautions
Timer numbers are shared with other timer instructions. If two timers share
the same timer number, but are not used simultaneously, a duplication error
will be generated when the program is checked, but the timers will operate
normally. Timers which share the same timer number will not operate properly
if they are used simultaneously.
The Completion Flag is updated only when TMHH(540)/TMHHX(552) is exe-
cuted. The Completion Flag can thus be delayed by up to one cycle time from
the actual set value.
The present value of a high-speed timer with a timer number from 0 to 15 will
be refreshed even if the task is on standby. The present value of a high-speed
timer with a timer number from 16 to 4095 will be held if the task is on standby.
Timers will be reset or paused in the following cases. (When a timer is reset,
its PV is reset to the SV and its Completion Flag is turned OFF.)
Note
1.
If the IOM Hold Bit (A50012) has been turned ON, the status of timer Com-
pletion Flags and PVs will be maintained when the operating mode is
changed.
2.
If the IOM Hold Bit (A50012) has been turned ON and the status of the IOM
Hold Bit itself is protected in the PLC Setup, the status of timer Completion
Flags and PVs will be maintained even when the power is interrupted.
3.
The PV will be set to the SV when TMHH(540)/TMHHX(552) is executed.
Name
Label
Operation
Error Flag
ER
ON if N is indirectly addressed through an Index Register
but the address in the Index Register is not the address of
a timer Completion Flag or timer PV.
ON if in BCD mode and S does not contain BCD data.
OFF in all other cases.
Equals Flag
=
Unchanged (See note.)
Negative Flag
N
Unchanged (See note.)
Condition
PV
Completion Flag
Operating mode changed from RUN or
MONITOR mode to PROGRAM mode or
vice versa.
1
0000
OFF
Power supply interrupted and reset
2
0000
OFF
Execution of CNR(545)/CNRX(547), the
RESET TIMER/COUNTER instructions
3
BCD: 9999
Binary: FFFF
OFF
Operation in interlocked program section
(IL(002)–ILC(003))
Reset to SV.
OFF
Operation in jumped program section
(JMP(004)–JME(005))
PV continues
decrement-
ing.
Retains previous status.
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...