![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268756.webp)
717
Table Data Processing Instructions
Section 3-17
Applicable Program Areas
Operands
N: Table number
Indicates the table number. N must be between 0 and15.
LR: Length of each record
Indicates the number of words in each record. LR must be 0001 to FFFF
hexadecimal (1 to 65,535 words).
NR: Number of records
Indicates the number of records in the table. NR must be 0001 to FFFF hexa-
decimal (1 to 65,535 words).
TB: First table word
Indicates the first word of the table. All of the words in the table must be in the
same data area. In other words TB and TB+LR
×
NR–1 must be in the same
data area.
Operand Specifications
Description
DIM(631) registers the words from TB to TB+LR
×
NR–1 as table number N.
Table number N has NR records and each record is LR words long. The data
within this region cannot be changed once the region has been declared as
records.
Use DIM(631) in combination with SETR(635) (SET RECORD NUMBER) or
GETR(636) (GET RECORD NUMBER) to simplify the calculation of
Block program areas
Step program areas
Subroutines
Interrupt tasks
OK
OK
OK
OK
Area
N
LR
NR
TB
CIO Area
---
CIO 0000 to CIO 6143
Work Area
---
W000 to W511
Holding Bit Area
---
H000 to H511
Auxiliary Bit Area
---
A000 to A959
A448 to A959
Timer Area
---
T0000 to T4095
Counter Area
---
C0000 to C4095
DM Area
---
D00000 to D32767
EM Area without bank
---
E00000 to E32767
EM Area with bank
---
En_00000 to En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
---
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
---
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
0 to 15 #0001 to #FFFF (binary) or &1
to &65,535
---
Data Registers
---
DR0 to DR15
---
Index Registers
---
---
Indirect addressing
using Index Registers
---
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15 ,IR0+(++) to
,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...