![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268699.webp)
660
Double-precision Floating-point Instructions (CS1-H, CJ1-H, CJ1M, or CS1D Only)
Section 3-16
Description
FIXLD(842) converts the integer portion of the double-precision (64-bit) float-
ing-point number in words S to S+3 (IEEE754-format) to 32-bit signed binary
data and places the result in D+1 and D.
Only the integer portion of the floating-point data is converted, and the fraction
portion is truncated. (The integer portion of the floating-point data must be
within the range of –2,147,483,648 to 2,147,483,647.)
Example conversions:
A floating-point value of 2,147,483,640.5 is converted to 2,147,483,640.
A floating-point value of –2,147,483,640.5 is converted to –2,147,483,640.
Flags
Holding Bit Area
H000 to H508
H000 to H510
Auxiliary Bit Area
A000 to A956
A448 to A958
Timer Area
T0000 to T4092
T0000 to T4094
Counter Area
C0000 to C4092
C0000 to C4094
DM Area
D00000 to D32764
D00000 to D32766
EM Area without bank
E00000 to E32764
E00000 to E32766
EM Area with bank
En_00000 to En_32766
(n = 0 to C)
En_00000 to En_32766
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
Data Registers
---
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
S
D
S+3CH
D+1CH
SCH
DCH
S+2CH
S+1CH
Floating-point data (64 bits)
Signed binary data (32 bits)
Name
Label
Operation
Error Flag
ER
ON if the data in words S to S+3 is not a number (NaN).
ON if the integer portion of words S to S+3 is not within
the range of –2,147,483,648 to 2,147,483,647.
OFF in all other cases.
Equals Flag
=
ON if the result is 0000 0000.
OFF in all other cases.
Negative Flag
N
ON if bit 15 of D+1 is ON after execution.
OFF in all other cases.
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...