![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268283.webp)
244
Timer and Counter Instructions
Section 3-6
Basic Timer Specifications
The following table shows the basic specifications of the timers.
Note
1.
TIM PVs are refreshed at execution, at the end of program execution each
cycle, or every 80 ms by interrupt if the cycle time exceeds 80 ms.
2.
TIMH(015)/TIMHX(551) PVs are refreshed at execution, at the end of pro-
gram execution each cycle, and every 10 ms by interrupt.
3.
TIMU(541), TIMUX(556), TMUH(544), and TMUHX(557) are supported by
CJ1-H-R CPU Units only.
4.
It is not possible to read the timer PVs of TIMU(541), TIMUX(556),
TMUH(544), and TMUHX(557).
5.
Timers are refreshed at different times depending on the timer number.
Refer to the descriptions of individual timer instructions for details.
Timer Operation
The following table shows the effects of operating and programming condi-
tions on the operation of the timers.
Note
1.
TIMU(541), TIMUX(556), TMUH(544), and TMUHX(557) are supported by
CJ1-H-R CPU Units only.
Item
TIM/
TIMX(550)
TIMH(015)/
TIMHX(551)
TMHH(540)/
TMHHX(552)
TIMU(541)/
TIMUX(556)
(See note 3.)
TMUH(544)/
TMUHX(557)
(See note 3.)
TTIM(087)/
TTIMX(555)
TIML(542)/
TIMLX(553)
MTIM(543)/
MTIMX(554)
Timing method
Decrement-
ing
Decrementing
Decrementing
Decrementing
Decrementing
Incrementing
Decrementing
Incrementing
Timing units
100 ms
10 ms
1 ms
0.1 ms
0.01 ms
100 ms
100 ms
100 ms
Maximum SV
TIM: 999.9 s
TIMX:
6,553.5 s
TIMH: 99.99 s
TIMHX:
655.35 s
TMHH:
9.999 s
TMHHX:
65.535 s
TIMU:
0.9999 s
TIMUX:
6.5535 s
TMUH:
0.09999 s
TMUHX:
0.65535 s
TTIM: 999.9 s
TTIMX:
6,553.5 s
TIML:
115 days
TIMLX:
49,710 days
MTIM: 999.9 s
MTIMX:
6,553.5 s
Outputs/instruc-
tion
1
1
1
1
1
1
1
8
Timer numbers
Used
Used
Used
Used
Used
Used
Not used
Not used
Completion Flag
refreshing
At execution
At execution
At execution
At execution
At execution
At execution
At execution
At execution
Timer PV
refreshing
(See note 5.)
See note 1.
See note 2.
Every 1 ms
At execution
At execution
At execution
At execution
At execution
At execution
Value
after
reset
Com-
pletion
Flags
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
PVs
SV
SV
SV
--- (See note 4.)
0
SV
0
Item
TIM/
TIMX(550)
TIMH(015)/
TIMHX(551)
TMHH(540)/
TMHHX(552)
TIMU(541)/
TIMUX(556)
TMUH(544)/
TMUHX(557)
TTIM(087)/
TTIMX(555)
TIML(542)/
TIMLX(553)
MTIM(543)/
MTIMX(554)
Operating mode
change
PV = 0
Completion Flag = OFF
---
---
Power interrupt/reset
PV = 0
Completion Flag = OFF
---
---
Execution of
CNR(545)/CNRX(547)
Binary: PV = FFFF, Completion Flag = OFF
BCD: PV = FFFF or 9999, Completion Flag = OFF
Not applica-
ble
Not applica-
ble
Operation in jumped
program section
(JMP(004)-JME(005))
Operating timers continue timing.
Timer status is maintained.
Operation in inter-
locked program sec-
tion (IL(002)-ILC(003))
PV = SV
Completion Flag = OFF
Timer status
maintained.
PV = SV
Completion
Flag = OFF
Timer sta-
tus main-
tained.
Forced
set
Comple-
tion Flag
ON
---
---
PVs
Set to 0.
--- (See note 2.)
Set to 0.
---
---
Forced
reset
Comple-
tion Flags
OFF
---
---
PVs
Reset to SV.
--- (See note 2.)
Set to 0.
---
---
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...