![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681243.webp)
1204
Block Programming Instructions
Section 3-32
Description
Operation without an Operand
If an operand bit is not specified, an execution must be created before
WAIT(805)/WAIT(805 NOT starting with LD. If the execution condition is ON
for WAIT(805), the rest of the instruction in the block program will be skipped.
In the next cycle, none of the block program will be executed except for the
execution condition for WAIT(805). When the execution condition goes ON,
the instruction from WAIT(805) to the end of the program will be executed.
DM Area
---
EM Area without bank
---
EM Area with bank
---
Indirect DM/EM
addresses in binary
---
Indirect DM/EM
addresses in BCD
---
Constants
---
Data Registers
---
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
B
Execution
condition
OFF
Execution
condition
OFF
Execution
condition
ON
"B" executed.
"C" executed.
"C"
executed.
"C"
executed.
Wait
Execution
condition
"A"
executed.
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...