![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681250.webp)
1211
Block Programming Instructions
Section 3-32
Operand Specifications
Description
CNTW(814)/CNTWX(818) creates a decrementing counter that delays execu-
tion of the instructions following it in the block program until the counter has
counted out. The set value for CNTW(814) is specified in BCD between 0000
and 9999. The set value for CNTWX(818) is specified in binary between 0000
and FFFF hex.
Area
N
SV
I
CIO Area
---
CIO 0000 to CIO 6143
CIO 000000 to
CIO 614315
Work Area
---
W000 to W511
W00000 to
W51115
Holding Bit Area
---
H000 to H511
H00000 to
H51115
Auxiliary Bit Area
---
A000 to A447
A448 to A959
A00000 to
A44715
A44800 to
A95915
Timer Area
---
T0000 to T4095
T0000 to T4095
Counter Area
C0000 to
C4095
C0000 to C4095
C0000 to C4095
Task Flags
---
TK0000 to
TK0031
Condition Flags
---
ER, CY, >, =, <, N,
OF, UF, >=, <>,
<=, ON,OFF, AER
Clock Pulses
---
0.02 s, 0.1 s, 0.2
s, 1 s, 1 min
DM Area
---
D00000 to D32767
---
EM Area without bank
---
E00000 to E32767
---
EM Area with bank
---
En_00000 to En_32767
(n = 0 to C)
---
Indirect DM/EM
addresses in binary
---
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @
En_32767
(n = 0 to C)
---
Indirect DM/EM
addresses in BCD
---
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
---
Constants
---
BCD:
#0000 to 9999 (BCD)
“&” cannot be used.
Binary:
&0 to &65535 (decimal)
#0000 to #FFFF (hex)
---
Data Registers
---
DR0 to DR15
---
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...