![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681181.webp)
1142
Failure Diagnosis Instructions
Section 3-30
Generating or Clearing User-defined Non-fatal Errors
The following table shows the function of the operands.
Note
The value of operand N must be
different from
the content of A529
(the system-generated FAL/FALS number).
Note
*Other settings would be constants #0200 through #FFFE or a word address.
Generating Non-fatal System Errors (CS1-H, CJ1-H, CJ1M, or CS1D Only)
The following table shows the function of the operands.
Note
The value of operand N must be
the same as
the content of A529
(the system-generated FAL/FALS number).
Operand Specifications
N
S
Function
0
#0001 to #01FF
Clears the non-fatal error with the correspond-
ing FAL number.
#FFFF
Clears all non-fatal errors.
Other*
Clears the most serious non-fatal error.
1 to 511
(These FAL num-
bers are shared
with FALS num-
bers.)
#0000 to #FFFF
Generates a non-fatal error with the corre-
sponding FAL number (no message).
Word address
Generates a non-fatal error with the corre-
sponding FAL number.
The 16-character ASCII message contained in
S through S+7 will be displayed on the Pro-
gramming Device.
Operand
Function
N
1 to 511 (These FAL numbers are shared with FALS numbers.)
S
Error code that will be generated. (See
Description
below.)
S+1
Error details code that will be generated. (See
Description
below.)
Area
N
S
CIO Area
---
CIO 0000 to CIO 6143
Work Area
---
W000 to W511
Holding Bit Area
---
H000 to H511
Auxiliary Bit Area
---
A000 to A959
Timer Area
---
T0000 to T4095
Counter Area
---
C0000 to C4095
DM Area
---
D00000 to D32767
EM Area without bank
---
E00000 to E32767
EM Area with bank
---
En_00000 to En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
---
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
---
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
0 to 511
#0000 to #FFFF
(binary)
Data Registers
---
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...