![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268256.webp)
217
Sequence Control Instructions
Section 3-5
• Example 2
Interlocking the entire program with one condition and interlocking two
overlapping parts of the program with other conditions (2 nesting levels)
• A1, A2, and A3 are interlocked when the Emergency Stop Button is
ON.
• A2 and A3 are interlocked when Conveyor RUN is OFF.
• A3 is interlocked when Arm RUN is OFF.
MILH
0
MILC
1
MILC
0
MILH
1
Global interlock
(Emergency stop)
Partial interlock
(Conveyor RUN)
A1 (Peripheral processing)
A2 (Conveyor operation)
When the Emergency Stop is ON (input
condition OFF), both A1 and A2 are
interlocked.
When the Emergency Stop is OFF (input
condition ON), A1 is executed normally
and A2 is controlled by the Conveyor
RUN switch as described below.
When the Conveyor RUN switch is OFF
(input condition OFF), A2 is interlocked.
When the Conveyor RUN switch is ON
(input condition ON), A2 is executed
normally.
Global interlock
(Emergency stop)
A1 (Peripheral processing)
Partial interlock
(Conveyor RUN)
A2 (Conveyor operation)
Partial interlock
(Arm RUN)
A3 (Arm operation)
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...