![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681331.webp)
1292
CS-series Instruction Execution Times and Number of Steps
Section 4-1
Note
When a double-length operand is used, add 1 to the value shown in the length
column in the following table.
4-1-8
Increment/Decrement Instructions
Note
When a double-length operand is used, add 1 to the value shown in the length
column in the following table.
SHIFT N-BIT
DATA RIGHT
NSFR
579
4
7.5
8.3
10.5
10.5
Shifting 1 bit
50.5
55.3
69.3
69.3
Shifting 1,000
bits
SHIFT N-BITS
LEFT
NASL
580
3
0.22
0.32
0.29
0.37
---
DOUBLE
SHIFT N-BITS
LEFT
NSLL
582
3
0.40
0.56
0.50
0.67
---
SHIFT N-BITS
RIGHT
NASR
581
3
0.22
0.32
0.29
0.37
---
DOUBLE
SHIFT N-BITS
RIGHT
NSRL
583
3
0.40
0.56
0.50
0.67
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H CPU-4
@
H
CPU-6
@
CPU-4
@
INCREMENT
BINARY
++
590
2
0.22
0.32
0.29
0.37
---
DOUBLE
INCREMENT
BINARY
++L
591
2
0.40
0.56
0.50
0.67
---
DECREMENT
BINARY
– –
592
2
0.22
0.32
0.29
0.37
---
DOUBLE DEC-
REMENT
BINARY
– –L
593
2
0.40
0.56
0.50
0.67
---
INCREMENT
BCD
++B
594
2
6.4
4.5
7.4
7.4
---
DOUBLE
INCREMENT
BCD
++BL
595
2
5.6
4.9
6.1
6.1
---
DECREMENT
BCD
– –B
596
2
6.3
4.6
7.2
7.2
---
DOUBLE DEC-
REMENT BCD
– –BL
597
2
5.3
4.7
7.1
7.1
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H CPU-4
@
H
CPU-6
@
CPU-4
@
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...