![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268414.webp)
375
Data Shift Instructions
Section 3-9
Description
ASR(026) shifts the contents of Wd one bit to the right (from leftmost bit to
rightmost bit). “0” will be placed in the leftmost bit and the contents of the
rightmost bit will be shifted into the Carry Flag (CY).
Flags
Precautions
When ASR(026) is executed, the Error Flag and the Negative Flag will turn
OFF.
If as a result of the shift the contents of Wd is zero, the Equals Flag will turn
ON.
Examples
When CIO 000000 is ON, word CIO 0100 will shift one bit to the right. “0” will
be placed in CIO 010015 and the contents of CIO 010000 will be shifted to the
Carry Flag (CY).
3-9-8
DOUBLE SHIFT RIGHT: ASRL(571)
Purpose
Shifts the contents of Wd and Wd +1 one bit to the right.
Ladder Symbol
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
Wd
Name
Label
Operation
Error Flag
ER
OFF
Equals Flag
=
ON when the shift result is 0.
OFF in all other cases.
Carry Flag
CY
ON when 1 is shifted into the Carry Flag (CY).
OFF in all other cases.
Negative Flag
N
OFF
Wd
ASRL(571)
Wd
: Word
Wd
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...