![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268883.webp)
844
Interrupt Control Instructions
Section 3-20
Description
MSKS(690) controls the execution of interrupt tasks. The value of N specifies
the interrupt task and the kind of processing that will be performed.
1.
N = 0 to 3: Enabling/Disabling the Interrupt Inputs of I/O Interrupt Tasks
• Enables or disables the interrupt inputs specified by N, based on the sta-
tus of the bits in C. With this function, MSKS(690) can control whether or
not each task is executed.
• When an interrupt input is enabled, any interrupts detected up to that
point will be cleared.
2.
N = 6 to 13: Specifying the Differentiation of Interrupt Inputs
• Specifies whether the interrupt inputs specified by N are up-differentiated
or down-differentiated, based on the status of the bits in C.
• Use the differentiation specification together with the enabling/disabling
function. If MSKS(690) is not executed to specify up or down differentia-
tion, the interrupt inputs are up-differentiated (the default setting).
• When MSKS(690) is executed to specify an interrupt input’s up or down
differentiation, any interrupts detected up to that point will be cleared.
3.
N = 4 or 5: Specifying Timer Interrupts of Scheduled Interrupt Tasks
• Sets the time interval (specified by C) for the specified scheduled interrupt
task (specified by N) and starts the internal timer. The internal timer can
also be stopped by setting C to 0. With this function, MSKS(690) can con-
trol whether or not each scheduled task is executed.
• When MSKS(690) is used to restart the internal timer, the time from the
execution of MSKS(690) to the start of the first scheduled interrupt task is
uncertain, because the existing internal timer PV is used.
• When you want to specify the interrupt start time, use CLI(691) together
with MSKS(690).
4.
N = 14 or 15: Resetting and Restarting Scheduled Interrupt Tasks
• Sets the time interval (specified by C) for the specified scheduled interrupt
task (specified by N), resets the internal timer’s PV, and starts the internal
timer. Since the internal timer’s PV is reset, this function maintains the
proper interval from the execution of MSKS(690) until the start of the first
interrupt (CJ1M CPU Units only).
Note
1.
The CJ1M-CPU11/21 supports only one scheduled interrupt task, interrupt
task 2 for scheduled interrupt 0.
2.
The time unit used to set the scheduled interrupt time is set as the Sched-
ule Interrupt Interval in the PLC Setup.
Precautions
1.
Be sure that the time interval is longer than the time required to execute
the scheduled interrupt task.
2.
For scheduled interrupts, MSKS(690) is used only to set the scheduled in-
terrupt interval and does not set the time to the first scheduled interrupt. To
accurately control the time to the first interrupt and the interrupt interval,
Index Registers
---
Indirect addressing
using Index Registers
---
,IR0 to ,IR15
–2048 to +2047, IR0 to
–2048 to +2047, IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –) IR0 to, –(– –) IR15
Area
N
S
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...