![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681109.webp)
1070
Network Instructions
Section 3-25
Operand Specifications
Description
Sends the explicit message command (stored in the range of words beginning
at S+2) to the node address specified in S+1, via the Communications Unit
with the FINS unit address specified in bits 00 to 07 of C+1. When the
response to the explicit message is received, it is stored in the range of words
beginning at D+2.
Number of Bytes Settings
The number of bytes of send data in S includes the 10 bytes in S+1 to S+5 as
well as the number of bytes of service data beginning at S+6. (For example, if
there is 1 byte of service data, there are 11 bytes of data all together, so S
must be set to 000B hex.)
The number of bytes of received data in D includes the 4 bytes in D+1 and
D+2 as well as the number of bytes of service data beginning at D+3. (For
example, if there is 1 byte of service data, there are 5 bytes of data all
together and D contains 0005 hex.)
The setting in bits 12 to 15 of C+1 (0 or 8 hex) determines the byte-order of
the service data stored at S+6 and D+3.
Area
S
D
C
CIO Area
CIO 0000 to CIO 6143
CIO 0000 to
CIO 6140
Work Area
W000 to W511
W000 to W508
Holding Bit Area
H000 to H511
H000 to H508
Auxiliary Bit Area
A000 to A959
A448 to A959
A000 to A956
Timer Area
T0000 to T4095
T0000 to T4092
Counter Area
C0000 to C4095
C0000 to C4092
DM Area
D00000 to D32767
D00000 to D32764
EM Area without bank
E00000 to E32767
E00000 to E32764
EM Area with bank
En_00000 to En_32767
(n = 0 to C)
En_00000 to
En_32764
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
Constants
---
Data Registers
---
Index Registers
---
Indirect addressing using
Index Registers
,IR0 to ,IR15
–2048 to +2047, IR0 to –2048 to +2047, IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...