![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268061.webp)
22
Instruction Classifications by Function
Section 2-1
Table data
processing
instructions
Stack
processing
SSET
SET STACK
PUSH
PUSH ONTO
STACK
LIFO
LAST IN
FIRST OUT
FIFO
FIRST IN
FIRST OUT
SNUM*
STACK SIZE
READ
SREAD*
STACK DATA
READ
SWRIT*
STACK DATA
OVERWRITE
SINS*
STACK DATA
INSERT
SDEL*
STACK DATA
DELETE
1-record/
multiple-word pro-
cessing
DIM
DIMENSION
RECORD
TABLE
SETR
SET RECORD
LOCATION
GETR
GET
RECORD
NUMBER
Record-to- word
processing
SRCH
DATA
SEARCH
MAX
FIND
MAXIMUM
MIN
FIND
MINIMUM
SUM
SUM
FCS
FRAME
CHECKSUM
---
---
Byte
processing
SWAP
SWAP BYTES ---
---
---
---
Data control
instructions
---
PID
PID CON-
TROL
PIDAT*
PID CON-
TROL WITH
AUTOTUNING
LMT
LIMIT
CONTROL
BAND
DEAD BAND
CONTROL
ZONE
DEAD ZONE
CONTROL
TPO
(See note 1.)
TIME-PRO-
PORTIONAL
OUTPUT
SCL
SCALING
SCL2
SCALING 2
SCL3
SCALING 3
AVG
AVERAGE
---
---
---
---
Subroutines
instructions
---
SBS
SUBROU-
TINE CALL
MCRO
MACRO
SBN
SUBROU-
TINE ENTRY
RET
SUBROU-
TINE
RETURN
GSBS*
GLOBAL
SUBROU-
TINE CALL
GSBN*
GLOBAL
SUBROU-
TINE ENTRY
GRET*
GLOBAL
SUBROU-
TINE
RETURN
---
---
---
---
Interrupt
control
instructions
---
MSKS***
SET
INTERRUPT
MASK
MSKR***
READ INTER-
RUPT MASK
CLI***
CLEAR
INTERRUPT
DI
DISABLE
INTERRUPTS
EI
ENABLE
INTERRUPTS
---
---
High-speed
counter/
pulse out-
put instruc-
tions**
---
INI
MODE CON-
TROL
PRV
HIGH-SPEED
COUNTER PV
READ
PRV2
(See note 2.)
COUNTER
FREQUENCY
CONVERT
CTBL
COMPARI-
SON TABLE
LOAD
SPED
SPEED OUT-
PUT
PULS
SET PULSES
PLS2
PULSE OUT-
PUT
ACC
ACCELERA-
TION Control
ORG
ORIGIN
SEARCH
Step
instructions
---
PWM
PULSE WITH
VARIABLE
DUTY FAC-
TOR
STEP
STEP DEFINE SNXT
STEP START
Basic I/O
Unit instruc-
tions
---
IORF
I/O REFRESH
FIORF
(See note 2.)
SPECIAL I/O
UNIT I/O
REFRESH
DLNK*
CPU BUS
UNIT I/O
REFRESH
SDEC
7-SEGMENT
DECODER
DSW
(See note 1.)
DIGITAL
SWITCH
INPUT
TKY
(See note 1.)
TEN KEY
INPUT
HKY
(See note 1.)
HEXADECI-
MAL KEY
INPUT
MTR
(See note 1.)
MATRIX
INPUT
7SEG
(See note 1.)
7-SEGMENT
DISPLAY
OUTPUT
IORD
INTELLI-
GENT I/O
READ
IOWR
INTELLI-
GENT I/O
WRITE
DLNK*
CPU BUS
UNIT I/O
REFRESH
Classifica-
tion
Sub-class
Mnemonic
Instruction
Mnemonic
Instruction
Mnemonic
Instruction
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...