![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268922.webp)
883
High-speed Counter/Pulse Output Instructions
Section 3-21
Flags
Example
When CIO 000000 turns ON in the following programming example,
CTBL(882) registers a target value comparison table and starts comparison
for high-speed counter 0. The PV of the high-speed counter is counted incre-
mentally and when it reaches 500, it equals target value 1 and interrupt task 1
is executed. When the PV is incremented to 1000, it equals target value 2 and
interrupt task 2 is executed.
3-21-5 SPEED OUTPUT: SPED(885) (CJ1M-CPU21/22/23 Only)
Purpose
SPED(885) is used to set the output pulse frequency for a specific port and
start pulse output without acceleration or deceleration. Either independent
mode positioning or continuous mode speed control is possible. For indepen-
dent mode positioning, the number of pulses is set using PULS(886).
SPED(885) can also be executed during pulse output to change the output
frequency, creating stepwise changes in the speed.
This instruction is supported by CJ1M-CPU21/22/23 CPU Units only.
Ladder Symbol
Name
Label
Operation
Error Flag
ER
ON if the specified range for P or C is exceeded.
ON if the number of target values specified for target
value comparison is set to 0.
ON if the number of target values specified for target
value comparison exceeds 48.
ON if the same target value is specified more than once in
the same comparison direction for target comparison.
ON if the upper value is less than the lower value for any
range.
ON if the set values for all ranges are disabled during a
range comparison.
ON if the high-speed counter is set for incremental pulse
mode and decrementing is set in the table as the direction
for comparison.
ON if an instruction is executed when the high-speed
counter is set to Ring Mode and the specified value
exceeds the maximum ring value.
ON if specified for a port not set for a high-speed counter.
ON if executed for a different comparison method while
comparison is already in progress.
@CTBL
#0000
#0000
D00100
0002
01F4
0000
0001
03E8
0000
0002
000000
D00100
D00101
D00102
D00103
D00104
D00105
D00106
Two target values
Target value 1: 0000 01F4 hex (500)
Incrementing, Interrupt task number 1
Target value 2: 0000 03E8 hex (1000)
Incrementing, Interrupt task number 2
Register target comparison table
and start comparison
High-speed counter input 0
SPED(885)
P
M
F
P:
Port specifier
M:
Output mode
F:
First pulse frequency word
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...