![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268313.webp)
274
Timer and Counter Instructions
Section 3-6
If in BCD mode and an SV in S through S+7 does not contain BCD data, that
SV will be ignored. An error will not occur and the Error Flag will not be turned
ON.
Since the Completion Flag for MTIM(543)/MTIMX(554) is in a data area it can
be forced set or forced reset like other bits, but the PV will not change.
When eight or fewer SVs are required, set the word after the last SV to 0000.
MTIM(543)/MTIMX(554) will ignore the SV that is set to 0000 and all of the
remaining SVs.
The timer’s PV is refreshed only when MTIM(543)/MTIMX(554) is executed,
so the timer will not operate properly when the cycle time exceeds 100 ms
because the timer increments in 100-ms units. To ensure precise timing and
prevent problems caused by long cycle times, input the same MTIM(543)/
MTIMX(554) instruction at several points in the program.
The timer’s Completion Flag is refreshed only when MTIM(543)/MTIMX(554)
is executed, so a delay of up to one cycle may be required for the Completion
Flag to be turned ON after the timer times out.
When MTIM(543)/MTIMX(554) is in a program section between IL(002) and
ILC(003) and the program section is interlocked, the PV will retain its previous
value (it will not be reset). Be sure to take this fact into account when
MTIM(543)/MTIMX(554) is programmed between IL(002) and ILC(003).
When an operating MTIM(543)/MTIMX(554) timer is in a program section
between JMP(004) and JME(005) and the program section is jumped, the PV
will retain its previous value. Be sure to take this fact into account when
MTIM(543)/MTIMX(554) is programmed between JMP(004) and JME(005).
Be sure that the words specified for the Completion Flags and PV (D1 and
D2) are not used in other instructions. If these words are affected by other
instructions, the timer might not time out properly.
If a word in the CIO area is specified for D1, the SET and RSET instructions
can be used to control the pause and reset bits.
Example
When CIO 000000 is ON and the pause bit (CIO 010009) is OFF in the follow-
ing example, the timer will start operating when the reset bit (CIO 010009) is
turned from ON to OFF. The timer’s PV will begin timing up from 0000.
The eight SVs in D00200 through D00207 are compared to the PV and the
corresponding Completion Flags (CIO 010000 through CIO 010007) are
turned on when the SV
≤
PV.
to
to
These SVs
are ignored.
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...