www.latticesemi.com
1
TN1263_1.1
November 2015
Technical Note TN1263
© 2015 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Introduction
This usage guide describes the clock resources available in the ECP5
TM
and ECP5-5G
TM
device architecture.
Details are provided for primary clocks, edge clocks, PLLs, the internal oscillator, and clocking elements such as
clock dividers, clock multiplexers, and clock stop blocks available in the ECP5 and ECP5-5G device.
The number of PLLs, Edge clocks, and Clock dividers for each device is listed in Table 1.
Table 1. Number of PLLs, Edge Clocks, and Clock Dividers
1
It is very important to note that the user needs to validate their pinout so that correct pin placement is used. The
Lattice Diamond
®
tools should be used to validate the pinout while designing the printed circuit board.
Clock/Control Distribution Network
ECP5 and ECP5-5G devices provide global clock distribution in the form of 16 global primary clocks. These Pri-
mary clocks can be divided into 16 clocks per each of the four quadrants; however there is a maximum of 60 unique
clock input sources. The ECP5 and ECP5-5G primary clocking structure is enhanced as it features more Edge
clock resources, more low-skew Primary clock resources and removes the Secondary clock resources.
Parameter
Description
LFE5-85
LFE5-45
LFE5-25
Number of PLLs
General purpose PLLs.
4
4
2
Number of Edge Clocks
Edge Clocks for high speed applica-
tions.
8
8
8
Number of Clock Dividers
Edge Clock Dividers for DDR applica-
tions.
4
4
4
Number of PCS Clock Dividers
1
Clock dividers for domain crossing appli-
cations.
2
2
1
Number of DDRDLLs
DDRDLL used to DDR memory and
High Speed IO interfaces
4
4
2
1. LFE5U devices do not have PCS Clock Dividers.
ECP5 and ECP5-5G sysCLOCK
PLL/DLL Design and Usage Guide
