![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268318.webp)
279
Timer and Counter Instructions
Section 3-6
Counter PVs are retained even through a power interruption. If you want to
restart counting from the SV instead of resuming the count from the retained
PV, add the First Cycle Flag (A20011) as a reset input to the counter.
3-6-10 REVERSIBLE COUNTER: CNTR(012)/CNTRX(548)
Purpose
CNTR(012)/CNTRX(548) operates a reversible counter.
Ladder Symbol
BCD
Binary
Variations
Applicable Program Areas
Operands
N: Counter Number
The counter number must be between 0000 and 4095 (decimal).
S: Set Value
First Cycle Flag
(A20011)
CNTR(012)
N
S
Increment input
Reset input
Decrement input
N
: Counter number
S
: Set value
CNTRX(548)
N
S
Increment input
Reset input
Decrement input
S
: Set value
N
: Counter number
Variations
Executed Each Cycle for ON Condition
CNTR(012)/
CNTRX(548)
Executed Once for Upward Differentiation
Not supported.
Executed Once for Downward Differentiation
Not supported.
Immediate Refreshing Specification
Not supported.
Block program areas
Step program areas
Subroutines
Interrupt tasks
Not allowed
OK
OK
OK
Data
Range
BCD
#0000 to #9999
Binary
&0 to &65535 (decimal)
#0000 to #FFFF (hex)
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...