![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681222.webp)
1183
Other Instructions
Section 3-31
Note
1.
An error will occur and the Error Flag will be turned ON if S specifies one
of the following PLC memory addresses that do not exist in the CV-series:
2.
An error will occur and the Error Flag will be turned ON if an area other
than the Index Register Area is specified for S.
Flags
Example
Converting a CS/CJ-series Program with Indirect Index Register
Addressing
1.
In this TOCV(285) example, an Index Register is specified in S. The CS/
CJ-series PLC memory address in that Index Register is converted to its
CV-series equivalent.
2.
The CV-series PLC memory address is transferred to the specified data
area address.
3.
Use the CV-series PLC memory address in the CV-series program.
Index Registers
IR0 to IR15
---
Indirect addressing
using Index Registers
---
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to
+2047 ,IR15
DR0 to DR15, IR0 to IR15
Area
S
D
Area or addresses
PLC memory addresses
Task Flag Area
0000 B800 to 0000 B801 hex
A512 to A959
0000 BA40 to 0000 BBFF hex
CIO 2556 to CIO 6143
0000 C9FC to 0000 D7FF hex
T1024 to T4095
0000 BE40 to 0000 BEFF hex and
0000 E400 to 0000 EFFF hex
C1024 to C4095
0000 BF40 to 0000 BFFF hex and
0000 F400 to 0000 FFFF hex
HR Area
0000 D800 to 0000 D9FF hex
WR Area
0000 DE00 to 0000 DFFF hex
D24576 to D32767
0001 6000 to 0001 7FFF hex
EM bank specification
0001 8000 to 000F 7FFF hex
E32766 to D32767
000F FFFE to 000F FFFF hex
Name
Label
Operation
Error Flag
ER
ON if S specifies a PLC memory address that does not
exist in the CV-series PLCs.
ON if S is not a constant or Index Register.
OFF in all other cases.
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...