![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268836.webp)
797
Data Control Instructions
Section 3-18
Note
P1 to P1+3 must be in the same area.
Operand Specifications
P1
P1+1
P1+2
P1+3
15
0
15
0
15
0
15
0
Scaled value for point A (Ar)
0000 to 9999 (4-digit BCD)
Unscaled value for point A (As)
0000 to FFFF (binary)
Scaled value for point B (Br)
0000 to 9999 (4-digit BCD)
Unscaled value for point B (Bs)
0000 to FFFF (binary)
Area
S
P1
R
CIO Area
CIO 0000 to CIO
6143
CIO 0000 to CIO
6140
CIO 0000 to CIO
6143
Work Area
W000 to W511
W000 to W508
W000 to W511
Holding Bit Area
H000 to H511
H000 to H508
H000 to H511
Auxiliary Bit Area
A000 to A959
A000 to A956
A448 to A959
Timer Area
T0000 to T4095
T0000 to T4092
T0000 to T4095
Counter Area
C0000 to C4095
C0000 to C4092
C0000 to C4095
DM Area
D00000 to
D32767
D00000 to
D32764
D00000 to
D32767
EM Area without bank
E00000 to
E32767
E00000 to
E32764
E00000 to
E32767
EM Area with bank
En_00000 to
En_32767
(n = 0 to C)
En_00000 to
En_32764
(n = 0 to C)
En_00000 to
En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
Data Registers
DR0 to DR15
---
DR0 to DR15
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...