![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681353.webp)
1314
CJ-series Instruction Execution Times and Number of Steps
Section 4-2
Note
When a double-length operand is used, add 1 to the value shown in the length
column in the following table
4-2-2
Sequence Output Instructions
AND NOT
AND
NOT
---
1
0.016
0.02
0.04
0.08
0.10
0.10
---
!AND
NOT
---
2
+21.14
+21.14
+21.16
+21.16
+24.10
+28.07
Increase for immedi-
ate refresh
OR
OR
---
1
0.016
0.02
0.04
0.08
0.10
0.10
---
!OR
---
2
+21.14
+21.14
+21.16
+21.16
+24.10
+28.07
Increase for immedi-
ate refresh
OR NOT
OR NOT ---
1
0.016
0.02
0.04
0.08
0.10
0.10
---
!OR
NOT
---
2
+21.14
+21.14
+21.16
+21.16
+24.10
+28.07
Increase for immedi-
ate refresh
AND LOAD
AND LD
---
1
0.016
0.02
0.04
0.08
0.05
0.05
---
OR LOAD
OR LD
---
1
0.016
0.02
0.04
0.08
0.05
0.05
---
NOT
NOT
520
1
0.016
0.02
0.04
0.08
0.05
0.05
---
CONDI-
TION ON
UP
521
3
0.24
0.3
0.42
0.54
0.50
0.50
---
CONDI-
TION OFF
DOWN
522
4
0.24
0.3
0.42
0.54
0.50
0.50
---
LOAD BIT
TEST
LD TST
350
4
0.11
0.14
0.24
0.37
0.35
0.35
---
LOAD BIT
TEST NOT
LD
TSTN
351
4
0.11
0.14
0.24
0.37
0.35
0.35
---
AND BIT
TEST NOT
AND
TSTN
351
4
0.11
0.14
0.24
0.37
0.35
0.35
---
OR BIT
TEST
OR TST
350
4
0.11
0.14
0.24
0.37
0.35
0.35
---
OR BIT
TEST NOT
OR
TSTN
351
4
0.11
0.14
0.24
0.37
0.35
0.35
---
Instruction
Mne-
monic
Code Length
(steps)
(See
note.)
ON execution time (
µ
s)
Conditions
CPU6
@
H-R
CPU6
@
H
CPU4
@
H
CPU4
@
CJ1M
exclud-
ing
CPU11/
21
CJ1M
CPU11/
21
OUTPUT
OUT
---
1
0.016
0.02
0.04
0.21
0.35
0.35
---
!OUT
---
2
+21.37
+21.37
+21.37
+21.37
+23.07
+28.60
Increase for immedi-
ate refresh
OUTPUT
NOT
OUT
NOT
---
1
0.016
0.02
0.04
0.21
0.35
0.35
---
!OUT
NOT
---
2
+21.37
+21.37
+21.37
+21.37
+23.07
+28.60
Increase for immedi-
ate refresh
KEEP
KEEP
11
1
0.048
0.06
0.08
0.29
0.40
0.40
---
DIFFEREN-
TIATE UP
DIFU
13
2
0.21
0.24
0.40
0.54
0.50
0.50
---
Instruction
Mne-
monic
Code Length
(steps)
ON execution time (
µ
s)
Conditions
CPU6
@
H-R
CPU6
@
H
CPU4
@
H
CPU4
@
CJ1M
exclud-
ing
CPU11/
21
CJ1M
CPU11/
21
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...