![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268561.webp)
522
Conversion Instructions
Section 3-12
Description
BISL(472) converts the double signed BCD data in S+1 and S to double
signed binary data and writes the result in D+1 and D. First the signed BCD
data format and range in words S+1 and S are checked against the setting in
the control word (C). If the source data is correct, the signed BCD data S+1
and S is converted to signed binary and output to D+1 and D. If the source
data is incorrect, the Error Flag will be turned ON and the instruction will not
be executed.
When the converted data is negative, it will be output as the 2’s complement
and the Negative Flag be will turned ON. NEGL(161) can be used to deter-
mine the absolute value of a negative double signed binary number. Refer to
3-12-6 DOUBLE 2’S COMPLEMENT: NEGL(161)
for details.
Values of –0 in the source data will be treated as 0 and will not cause an error.
Also, the status of bits 13 to 15 of S+1 is not checked when C=0000.
Note
Some Special I/O Units output signed BCD data. Calculations using this data
will normally be easier if it is first converted to signed binary data with
BISL(472).
The control word specifies the signed BCD format as shown below.
C = 0000 (Input Data Range: –999 9999 to 999 9999 BCD)
C = 0001 (Input Data Range: –7999 9999 to 7999 9999 BCD)
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
C
S
D
Signed BCD
Signed BCD
Signed binary
Signed binary
Signed BCD format
specified in C
S+1
S
7 digits BCD, 28 bits
Sign bit (0: Positive; 1: Negative)
Status of 3 bits: 0
S+1
S
7 digits BCD, 28 bits
3 bits of digit 8 (0 to 7)
Sign bit (0: Positive; 1: Negative)
Содержание SYSMAC CS1D-CPU**
Страница 3: ...iv...
Страница 29: ...xxx...
Страница 185: ...146 List of Instructions by Function Code Section 2 4...
Страница 193: ...154 3 35 4 MOVE BIT MOVBC 568 1274 3 35 5 BIT COUNTER BCNTC 621 1276 3 35 6 GET VARIABLE ID GETID 286 1278...
Страница 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Страница 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Страница 1391: ...1352 ASCII Code Table Appendix A...