![Mitsubishi Electric MELSEC iQ-R-R00CPU Скачать руководство пользователя страница 373](http://html.mh-extra.com/html/mitsubishi-electric/melsec-iq-r-r00cpu/melsec-iq-r-r00cpu_user-manual_239139373.webp)
21 DEVICES
21.20 Indirect Specification
371
21
21.20
Indirect Specification
Specify the device using the indirect address of device. Store the indirect address of device to be specified into the device for
indirect specification, and write as "@ + Device for indirect specification".
Besides, specifying a bit of a word device allows the indirect specification for the instruction that specifies bits.
The indirect specification can be used in the device/label memory or refresh memory.
Indirect address of device
To specify, use the 32-bit data, and to hold the value, use the device of two words. The indirect address of the device can be
obtained with the ADRSET instruction. The ADRSET instruction specifies the indirect address of the device using instructions
that handle 32-bit data. For the ADRSET instruction, refer to the following.
MELSEC iQ-R Programming Manual (CPU Module Instructions, Standard Functions/Function Blocks)
When the block or the file of the file register is switched through the RSET or QDRSET instruction, the indirect
address refers to the one of the block or the file before they are switched. To allow the indirect address in the
device for indirect specification to specify the block or file after the file register is switched, specify the
ADRSET instruction to obtain the indirect address again after block or file are switched.
Devices that can allow indirect specification
This section lists devices that can allow indirect specification.
*1 Also can be used for the local device. (e.g.: @#D0)
*2 The indirect address of device can be obtained for the local device as well. (e.g.: ADRSET #D0 D100)
*3 Devices that cannot be used as operands of instructions cannot be used even when they are indirectly specified.
(1) The indirect address of D0 is read
into D100, D101.
(2) The indirect address is used to
indirectly specify D0.
(1) The indirect address of D0 is read
into D100, D101.
(2) The indirect address is used to
output at the 0th bit of D0 which
was indirectly specified using the
indirect address.
Type
Device
Devices that can allow indirect specification where @ is added
T, ST, C, D, W, SW, FD, SD, Un\G, Jn\W, Jn\SW, U3En\G, U3En\HG, R, ZR,
RD
Device that can acquire the indirect address through the ADRSET
instruction
X, Y, M, L, B, F, SB, T, ST, C, D, W, SW, FX, FY, FD, SM, SD, R, ZR, RD
SM402
ADRSET
D0
D100
M0
MOV
@D100
D1
1000H
D0
D100
D101
1000H
(1)
(2)
Device for the
indirect specification
(D100, D101)
Indirect
specification
Indirect
address
Device memory
SM402
ADRSET
D0
D100
M0
@D100.0
1000H
1000H
(1)
D0.0
D0
(2)
D100
D101
Device for the indirect
specification
(D100, D101)
Bit specification of
the device specified
indirectly
Indirect
address
Device
memory
Содержание MELSEC iQ-R-R00CPU
Страница 2: ......
Страница 151: ...9 MONITOR FUNCTION 9 1 Real Time Monitor Function 149 9 MEMO ...
Страница 323: ...18 SEQUENCE SCAN SYNCHRONIZATION SAMPLING FUNCTION 321 18 MEMO ...
Страница 330: ...328 20 ROUTING SETTING 20 3 Precautions MEMO ...
Страница 423: ...26 BASIC CONCEPT 26 8 State Transition of the Redundant System 421 26 MEMO ...
Страница 524: ...522 30 MAINTENANCE AND INSPECTION FOR A REDUNDANT SYSTEM 30 1 Module Replacement in the Redundant System MEMO ...
Страница 1009: ...APPX Appendix 14 List of Available SQL Commands for CPU Module Database Access Function 1007 A MEMO ...
Страница 1014: ...1012 APPX Appendix 15 Added and Enhanced Functions MEMO ...
Страница 1027: ......