![background image](http://html1.mh-extra.com/html/omron/cvm1d/cvm1d_operation-manual_742532125.webp)
120
Example
If a holding bit (default range: CIO 1200 to CIO 1499) is used, bit status will be
retained even during a power interruption. KEEP(011) can thus be used to pro-
gram bits that will maintain status after restarting the PC following a power inter-
ruption. An example of this that can be used to produce a warning display follow-
ing a system shutdown for an emergency situation is shown below. Bits 000002,
000003, and 000004 would be turned ON to indicate some type of error. Bit
000005 would be turned ON to reset the warning display. Bit 120000, which is
turned ON when any one of the three bits indicates an emergency situation, is
used to turn ON the warning indicator through 000500.
00000
LD
000002
00001
OR
000003
00002
OR
000004
00003
LD
000005
00004
KEEP(011)
120000
00005
LD
120000
00006
OUT
000500
Address
Instruction Operands
0000
02
0000
03
0000
04
(011)
KEEP 120000
0000
05
1200
00
0005
00
Reset input
Indicates
emergency
situation
S
R
Activates
warning
display
The status of I/O Area bits can be retained in the event of a power interruption by
turning ON the IOM Hold Bit and setting IOM Hold Bit Hold in the PC Setup. If the
IOM Hold Bit is not specified to be held in the PC Setup, all I/O Area bits will be
turned OFF when the power is turned ON. Be sure to restart the PC after chang-
ing the PC Setup; otherwise the new settings will not be used.
KEEP(011) can also be combined with TIM to produce delays in turning bits ON
and OFF. Refer to 5-13-1 TIMER: TIM for details.
5-8
INTERLOCK and INTERLOCK CLEAR: IL(002) and ILC(003)
INTERLOCK: IL(002)
INTERLOCK CLEAR: IL(003)
(002)
IL
Ladder Symbol
(003)
ILC
Ladder Symbol
Description
IL(002) is always used in conjunction with ILC(003) to create interlocks. Inter-
locks are used to create program sections that are executed normally when a
specific execution condition is ON or reset when the specific execution condition
is OFF. Logically, the treatment is similar to enabling branching with TR bits, but
treatment of instructions between IL(002) and ILC(003) differs from that with TR
bits when the execution condition for IL(002) is OFF. The execution condition of
IL(002) is call the interlock condition and controls execution of the interlocked
section of program. When the interlock condition is ON, the program will be
executed as written.
INTERLOCK and INTERLOCK CLEAR: IL(002) and ILC(003)
Section 5-8
Summary of Contents for CVM1D
Page 462: ...SYSMAC CVM1D Duplex System Programmable Controllers Operation Manual Revised August 2001...
Page 463: ...iv...
Page 465: ...vi...