![background image](http://html1.mh-extra.com/html/omron/cvm1d/cvm1d_operation-manual_742532138.webp)
133
Bits can be programmed to turn ON and OFF at regular intervals while a desig-
nated execution condition is ON by using TIM twice. One TIM functions to turn
ON and OFF a specified bit, i.e., the Completion Flag of this TIM turns the speci-
fied bit ON and OFF. The other TIM functions to control the operation of the first
TIM, i.e., when the first TIM’s Completion Flag goes ON, the second TIM is
started and when the second TIM’s Completion Flag goes ON, the first TIM is
started.
000000
000205
1.5 s
1.0 s
1.5 s
1.0 s
Address
Instruction
00000
LD
000000
00001
AND
T0002
00002
TIM
0001
#0010
00003
LD
000205
00004
TIM
0002
#0015
00005
LD
T0001
00006
OUT
000205
Operands
1.5 s
1.0 s
0000
00
T0002
000205
TIM
0002
#0015
TIM
0001
#0010
T0001
0002
05
A simpler but less flexible method of creating a flicker bit is to AND one of the
Auxiliary Area clock pulse bits with the execution condition that is to be ON when
the flicker bit is operating. Although this method does not use TIM, it is included
here for comparison. This method is more limited because the ON and OFF
times must be the same and they depend on the clock pulse bits available in the
Auxiliary Area.
In the following example the 1-second clock pulse is used (A50102) so that
000206 would be turned ON and OFF every second, i.e., it would be ON for 0.5
seconds and OFF for 0.5 seconds. Precise timing and the initial status of 000206
would depend on the status of the clock pulse when 000000 goes ON.
Address
Instruction
00000
LD
000000
00001
AND
A50102
00002
OUT
000206
Operands
0000
00
A501
02
0002
06
5-13-2 HIGH-SPEED TIMER: TIMH(015)
(015)
TIMH
N
S
S: Set value
CIO, G, A, T, C, #, DM, DR, IR
*Refer to page 128 for details on indirectly addressing timers.
N: Timer number
#
Operand Data Areas
Ladder Symbol
Description
TIMH(015) operates in the same way as TIM except that TIMH measures in
units of 0.01 second. Refer to 5-13-1 TIMER: TIM for operational details and ex-
amples.
Operation of TIMH(015) is the same in CVM1D and C/CVM1/CV-series PCs ex-
cept for the timer precision and PV refreshing in jumped program sections.
1, 2, 3...
1. Timer Precision
TIMH(015) instruction errors can be one cycle time or more (up to two cycle
times). The error range is
±
(10 ms + cycle time).
Example 5:
Flicker Bits
Differences in CVM1D and
C/CVM1/CV-series PCs
Timer and Counter Instructions
Section 5-13
Summary of Contents for CVM1D
Page 462: ...SYSMAC CVM1D Duplex System Programmable Controllers Operation Manual Revised August 2001...
Page 463: ...iv...
Page 465: ...vi...