LSI LSI53C896, Technical Manual

Page: 142 / 370

4-30 Registers
When this bit is set, the signal filtering period for SREQ/
and SACK/ automatically changes to 8 ns for Ultra2 SCSI
or 15 ns for Ultra SCSI, regardless of the value of the
Extend REQ/ACK Filtering bit in the
SCSI Test Two
(STEST2) register.
Note: Set this bit to achieve Ultra SCSI transfer rates in legacy
systems that use an 80 MHz clock.
SCF[2:0] Synchronous Clock Conversion Factor [6:4]
These bits select a factor by which the frequency of
SCLK is divided before being presented to the
synchronous SCSI control logic. Write these to the same
value as the Clock Conversion Factor bits below unless
fast SCSI operation is desired. See the
SCSI Transfer
(SXFER) register description for examples of how the
SCF bits are used to calculate synchronous transfer
periods. See the table under the description of bits [7:5]
of the SXFER register for the valid combinations.
EWS Enable Wide SCSI 3
When this bit is cleared, all information transfer phases
are assumed to be eight bits, transmitted on SD[7:0]/ and
SDP0/. When this bit is asserted, data transfers are done
16 bits at a time, with the least significant byte on
SD[7:0]/ and SDP0/ and the most significant byte on
SD[15:8]/, SDP1/. Command, Status, and Message
phases are not affected by this bit.
CCF[2:0] Clock Conversion Factor [2:0]
These bits select a factor by which the frequency of
SCLK is divided before being presented to the SCSI core.
The synchronous portion of the SCSI core can be run at
a different clock rate for fast SCSI, using the
Synchronous Clock Conversion Factor bits. The bit
encoding is displayed in the table below. All other
combinations are reserved.
*