MAP 0530: Switch Assembly Power
Primary Node
Secondary Node
Secondary Frame
Primary Frame
Switch Assm
HiPS 2.0
HiPS 3.0
Switch Assm
Secondary Node
Wrap Plug
Figure
1-35. Switch Connectivity Diagram
Label A in diagram:
Switch clocks may be distributed through discrete clock cables or within the
switch data cables.
Label B in diagram:
Clock interposer (P/N 93G1097) is used on HiPS 2.0 switch assemblies
only. See Figure 1-36.
Figure
1-36. HiPS 2.0 Interposer
Switch initialization sequence
1-320
RS/6000 SP MAPs
Summary of Contents for RS/6000 SP
Page 1: ...RS 6000 SP IBM Maintenance Information Volume 2 Maintenance Analysis Procedures GA22 7376 01...
Page 2: ......
Page 3: ...RS 6000 SP IBM Maintenance Information Volume 2 Maintenance Analysis Procedures GA22 7376 01...
Page 8: ...vi RS 6000 SP MAPs...
Page 10: ...viii RS 6000 SP MAPs...
Page 16: ...xiv RS 6000 SP MAPs...
Page 20: ...xviii RS 6000 SP MAPs...
Page 60: ...MAP 0130 Processor Node Figure 1 7 Thin Node High Level Diagram 1 40 RS 6000 SP MAPs...
Page 383: ......
Page 387: ......