
BAT32G1x9 user manual | Chapter 19 Universal serial communication unit
671 / 1149
Rev.1.02
(1) Register settings
Figure 19-86
Slave Selection Input Function (SSPI00) Example of register setting content when slave send and
receive (1/2).
(a) serial mode register mn (SMRmn)
(b) serial communication operation configuration registermn mn(SCRmn)
(c) serial data regsiter mn (SDRmn) (low 8 bit: SIOp)
(d) serial output register m(SOm)
...Only configure bit of target channel
(e) serial output enable registerm (SOEm)
only set bit of target channel to 1.
channel n operational clock
(
fMCK
)
0: SPSm register configured pre-scaler output clock CKm0
1: SPSm register configured pre-scaler output clock CKm1
interrupt source of channel n
0: Transmit completion interrupt
1: Buffer empty interrupt
data transmit sequence selection
0: perform MSB first input/output
1: perform LSB first input/output
data length configuration
0: 7 bit data length
1: 8 bit data length
data and clock phase selection (details refer to "19.3
control universal serial communication unit registers)
SIOp
baud rate configuration
configuration of transmit data/received data register
Note that the SIOp
register must be set to send data before the master device starts to output
the clock.
Note 1.m: Unit number (m=0)n: Channel number (n=0)p:
SSPI
number (p=00)
2.
: Fixed setting in Slave receive mode. : Cannot be set
(initial value is set).
×: This is a bit that cannot be used in this mode (and the initial value is set if it is not used in other modes).
0/1: Set "0"
or
"
1
"
according to the user's purpose.