GD32W51x User Manual
697
In order to disable I2S, it is mandatory to clear the I2SEN bit after the TBE flag is high and
the TRANS flag is low.
I2S slave reception sequence
The reception sequence in slave mode is similar to that in master mode. The differences
between them are described below.
In slave mode, the slave has to be enabled before the external master starts the
communication. The reception sequence begins when the external master sends the clock
and when the I2S_WS signal indicates a start of the data transfer. In slave mode, I2SCH is
sensitive to the I2S_WS signal coming from the external master.
In order to disable I2S, it is mandatory to clear the I2SEN bit immediately after receiving the
last RBNE.
I2S full-duplex mode
A single I2S only supports one-way transmission: transmit or receive mode. I2S full-duplex is
supported by using an extra I2S module: I2S_ADD simultaneously with I2S. I2S_ADD module
has the same function with I2S module, but can only work in slave mode. There is only one
I2S_ADD1 module, so only I2S1 supports full-duplex mode. I2S_ADD’s I2S_CK and I2S_WS
are internally connected to its respective I2S’s respective ports. I2S_ADD’s I2S_SD pin is
mapped to respective I2S’s SPI_MISO pin.
In order to work in full-duplex mode, application should enable the I2S module as well as its
corresponding I2S_ADD module. I2S supports two full-duplex modes: master mode and salve
mode.
In master full-duplex mode, software should set I2S as a master, and I2S_ADD as a slave.
Then I2S_ADD’s WS and SCK signals come from the master I2S.
In slave full-duplex mode, software should set both I2S and I2S_ADD as slaves. Then, the
WS and CK signals of both I2S_ADD and I2S come from external.
Application may configure I2S into either a transmitter or a receiver and thus, configure
I2S_ADD into opposite data direction. During transmission, software should operate registers
and handle interrupts for both I2S and I2S_ADD to make a full-duplex transmission.
20.9.4.
DMA function
DMA function is the same as SPI mode. The only difference is that the CRC function is not
available in I2S mode.
Содержание GD32W515 Series
Страница 1: ...GigaDevice Semiconductor Inc GD32W51x Arm Cortex M33 32 bit MCU User Manual Revision 1 0 Nov 2021 ...
Страница 66: ...GD32W51x User Manual 66 Bits Fields Descriptions 31 0 UNIQUE_ID 95 64 Unique device ID ...
Страница 389: ...GD32W51x User Manual 389 The FWDGT timeout can be more accurate by calibrating the IRC32K ...
Страница 504: ...GD32W51x User Manual 504 ...
Страница 710: ...GD32W51x User Manual 710 ...