![Xilinx Virtex-II Pro PPC405 User Manual Download Page 310](http://html1.mh-extra.com/html/xilinx/virtex-ii-pro-ppc405/virtex-ii-pro-ppc405_user-manual_3410279310.webp)
618
March 2002 Release
1-800-255-7778
Virtex-II Pro™ Platform FPGA Documentation
Chapter 11:
Instruction Set
R
•
Data storage—if the access is prevented by zone protection when data relocation is
enabled.
-
No-access-allowed zone protection applies only to accesses in user mode.
-
Read-only zone protection applies to user and privileged modes.
A data-storage exception occurs if the U0 storage attribute associated with the EA is set
to 1 and U0 exceptions are enabled (CCR0[U0XE]
=
1).
•
Data TLB miss—if data relocation is enabled and a valid translation-entry
corresponding to the EA is not found in the TLB.
This instruction is considered a “store” with respect to the above data-access exceptions. It
is also considered a “store” with respect to data address-compare (DAC) debug exceptions.
Debug exceptions can occur as a result of executing this instruction.
Execution of any of the following invalid-instruction forms results in a boundedly-
undefined result rather than a program exception:
•
Reserved bits containing a non-zero value.
Compatibility
This instruction is defined by the virtual-environment architecture level (VEA) of the
PowerPC architecture, the PowerPC embedded-environment architecture, and the
PowerPC Book-E architecture.