![Tektronix 2440 User Manual Download Page 110](http://html1.mh-extra.com/html/tektronix/2440/2440_user-manual_1078860110.webp)
Theory of Operation—2440 Service
enables U220. Due to a two-gate propagation delay
through U222 to the RCO output, U220 will still be
enabled on the rising edge of the next clock. This clocks
U220, which is then disabled until U222 counts another 16
clocks. Counting continues, and eventually the RCO out
put of U220 enables U211, causing it to increment in a
similar fashion. Counting continues until the Display State
Machine determines that the desired display is complete,
at which time it shuts off clocks to the counter.
The outputs of the counters change synchronously and
are applied to the Multiplexer stage, which selects
between these counter outputs and the microprocessor
address bus for Display RAM addresses. The MAX output
from U222 (occurring on count 15) is used in the Readout
State Machine.
A ddress M ultiplexer
The Address Multiplexer stage, under control of the
Display State Machine, selects the address source for the
various display RAMs from either the Waveform
i*P
address bus or the Display Counter.
When the Waveform
nP
is writing acquired data into
the display RAMs (Horizontal or Vertical), the Display
State Machine selects the Waveform mP address bus
(WAO-WAB) as the source for RAM addresses by setting
the COUNTSEL (counter select) line LO. When displaying
the stored data, COUNTSEL is HI, and the outputs from
the Display Counter are routed to the various RAM
address lines.
Exclusive-OR gate U350B is used to invert counter bit
DCO when displaying envelope data (ENV is HI). This
causes data pairs (max-min) to be read out in reverse
(relative to how they were stored) and produces an
envelope display that always starts with a MIN point.
Display S tate M achine
The Display State Machine determines when display of
stored data should start and stop, depending on other
conditions in the Display System.
To start a display, the System
nP
writes a HI for the
START bit into Display Control Register U530. This HI is
applied to the D input of flip-flop U415A and clocked to its
Q output on the falling edge of the 250 kHz clock (rising
edge of the 250 kHz clock). This latched STARTDIS bit
(HI) is then applied to the D input of U414A and to pin 9 of
U313. Since the Display Counter has not reached its final
value (this is the starting point), the output level of the
three lower AND gates within U313 are LO, thereby ena
bling the output AND gate (it has inverting inputs). With
the previous display cycle finished (as it is for this discus
sion), the DISDN (display done) bit applied to pin 10 of
U313 is also HI. The 250 kHz clock applied to this enabled
AND gate causes the output of U313 to go HI on the fal
ling edge to clock the HI STARTDIS bit to the Q output of
U414A. This latched signal is the DISPLAY bit that
enables the Display Counter clocks (via U 411C).
The DISPLAY bit is delayed slightly by the propagation
delays of the START bit through the flip-flops and gates.
Therefore, the PRESTART bit is written HI to cause the
output of U323A to be HI until the DISPLAY bit is latched
into flip-flop U414A. The HI PRESTART + DISPLAY bit
from U323A selects the counter outputs to address the
Display RAMs (via the Address Multiplexer stage). After
the DISPLAY bit is latched into U414A, the System
nP
sets the START and PRESTART bits from the Display
Control Register LO. The LO START bit is clocked to the
Q output of U415A, disabling the 250 kHz clocks through
U313 to U414A, and the LO PRESTART bit allows the
DISPLAY signal to control OR-gate U323A.
With the DISPLAY bit to U411C set HI, clocks from
either U412C or U412D clock the Display Counter. Which
one does the clocking depends on whether the data to be
displayed is readout or waveform information. If readout
information is being displayed, the RO bit (from the Mode
Control Register) applied to U412D will be LO, disabling
the 250 kHz clock (output of U412D is held HI). At the
same time, R/O applied to U412C is HI, enabling the
CLKRAM (clock RAM) signal from the Readout State
Machine to clock the address counters.
If waveform data is to be displayed, E C from the Mode
Control Register is HI and RO is LO. T he LO RO level
applied to U412C closes the CLKRAM path (output of
U412C is held HI) while the HI RO level applied to U412D
opens the 250 kHz clock path through U412D and U411C.
The two display-control bits, STOP512 and STOP1024,
applied to U313 determine how many data bytes are read
from the selected display RAM (Horizontal, Vertical, and
Attribute) before stopping the current display cycle. Only
one of these two bits is HI at any time. The outputs of the
unselected AND gates within U313 are LO, and along with
the LO caused by the LO STARTDIS bit, enable the out
put gate of U313. The selected AND gate watches its
appropriate counter bit and, on the falling edge of the bit,
causes a clock at the output of U313. This clocks the now
LO STARTDIS bit to the Q output of U414A, disabling
U411C (and thus clocks_to the Display Counter), and
resets the DISDN at the Q output HI in preparation for the
next display cycle.
3-68
Summary of Contents for 2440
Page 4: ......
Page 12: ......
Page 38: ......
Page 91: ...Theory of Operation 2440 Service 3 49 Figure 3 5 Simplified CCD architecture ...
Page 120: ...Theory of Operation 2440 Service Figure 3 10 DC Restorer 3 78 ...
Page 130: ...Theory of Operation 2440 Service 3 88 ...
Page 136: ...Theory of Operation 2440 Service Figure 3 15 PWM Regulator and Inverter 3 94 ...
Page 138: ...Theory of Operation 2440 Service Figure 3 16 PWM switching waveforms 3 96 ...
Page 208: ......
Page 322: ......
Page 419: ......
Page 423: ...2440 Service Figure 9 4b 2440 Block diagram part 2 6330 27 BLOCK DIAGRAM PART 2 ...
Page 427: ......
Page 428: ...2440 Service WAVEFORMS FOR DIAGRAM 1 6 2 8 5 3 2 ...
Page 429: ......
Page 432: ...2440 Service WAVEFORMS FOR DIAGRAM 2 BUS ISOLATED 6 6 0 3 4 9 ...
Page 433: ...WAVEFORMS FOR DIAGRAM 2 ...
Page 439: ......
Page 445: ......
Page 450: ...2440 Service WAVEFORMS FOR DIAGRAM 8 6603 27 ...
Page 455: ...W A V EFO R M S FOR D IAG RAM 11 WAVEFORMS FOR DIAGRAM 11 6603 29 ...
Page 458: ...WAVEFORMS FOR DIAGRAM 12 ...
Page 463: ...WAVEFORMS FOR DIAGRAM 14 ...
Page 471: ... C N i u i t e x r 4 j u J l i 1 i 6 28 5 44 WAVEFORMS FOR DIAGRAM 18 ...
Page 476: ...WAVEFORMS FOR DIAGRAM 20 ...
Page 490: ...YES ...
Page 492: ......
Page 494: ......
Page 499: ...YES ...
Page 501: ......
Page 502: ...2440 Service FIG 1 C A B IN E T ...
Page 503: ......
Page 510: ...2440 Service SISSVHO Z Old ...
Page 511: ......
Page 512: ...A12 2440 Service F IG 3 C IR C U IT BOARDS ...
Page 513: ......
Page 517: ...10 16 R E V J U L 1993 Replaceable Mechanical Parts ...
Page 518: ...2440 Service ...
Page 519: ...FIG 4 L V H V PWR SUPPLY ...
Page 520: ...FIG 5 ACCESSORIES 2440 Service ...
Page 521: ......
Page 523: ......
Page 529: ......
Page 530: ......
Page 531: ......