Preliminary
MPU Subsystem
www.ti.com
supported.
–
Includes the Neon Media coprocessor (NEON™) which implements the Advanced SIMD media
processing architecture.
–
Includes the VFP coprocessor which implements the VFPv3 architecture and is fully compliant with
IEEE 754 standard.
–
The external interface uses the AXI protocol configured to 128-bit data width.
–
Includes the Embedded Trace Macrocell (ETM) support for non-invasive debugging.
–
Implements the ARMv7 debug with watch-point and breakpoint registers and 32-bit Advanced
Peripheral Bus (APB) slave interface to CoreSight debug systems.
•
Security
–
SECMON Interface to CortexA8
–
Security State machine
–
Firewall
–
Secure RAM and ROM
•
AXI2OCP Bridge
–
Support OCP 2.2.
–
Single Request Multiple Data Protocol on two ports.
–
Multiple targets, including three OCP ports (128-bit, 64-bit and 32-bit).
•
Interrupt Controller
–
Support up to 128 interrupt requests
•
Emulation/Debug
–
Compatible with CoreSight Architecture.
•
Clock Generation
–
Through PRCM
•
DFT
–
Integrated PBIST controller to test L2 tag and data ram, L1I and L1D data ram and OCM RAM.
1.2.3 MPU Subsystem Integration
The MPU subsystem integrates the following group of submodules:
Cortex-A8 Processor: Provides a high processing capability, including the NEON technology for mobile
multimedia acceleration. The ARM communicates through an AXI bus with the AXI2OCP bridge and
receives interrupts from the MPU subsystem interrupt controller (MPU INTC).
Interrupt controller: Handles the module interrupts (for details, see the Interrupt Controller chapter).
AXI2OCP bridge: Allows communication between the ARM (AXI), the INTC (OCP), and the modules
(OCP L3).
I2Async bridge: This is an asynchronous bridge interface providing an asynchronous OCP to OCP
interface. This interface is between the AXI2OCP bridge within the MPU subsystem and the T2Async
bridge external to the MPU subsystem.
Clock Divider: Provides the required divided clocks to the internal modules of the MPU subsystem and
has a clock input from SYSCLK2 which is fed by the power, reset, and clock management (PRCM)
module of the device.
In-Circuit Emulator: It is fully Compatible with CoreSight Architecture and enables debugging capabilities.
96
Chip Level Resources
SPRUGX9 – 15 April 2011
© 2011, Texas Instruments Incorporated