NXP Semiconductors MC9S08LG16, Reference Manual

Page: 6 / 373

MC9S08LG32 MCU Series, Rev. 5
6 Freescale Semiconductor
Revision History
To provide the most up-to-date information, the revision of our documents on the World Wide Web will be
the most current. Your printed copy may be an earlier revision. To verify you have the latest information
available, refer to:
http://www.freescale.com
The following revision history table summarizes changes contained in this document.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
© Freescale Semiconductor, Inc., 2009. All rights reserved.
Revision
Number
Revision
Date
Description of Changes
Rev. 1 9/2008 First Initial Release.
Rev. 2 9/2008 Second Initial Release.
Rev. 3 11/2008 Alpha Customer Release.
Rev. 4 2/2009 Launch Release.
Rev. 5 8/2009
• In Chapter 3, “Modes of Operation ,” added On-Chip Peripheral Modules in
Stop Modes section in Chapter 3.
• In Table 5-2 , corrected addresses for vector number from 23 to 18.
• In Table 7-1 , updated KBI pins order as per PINPS1 register.
• Changed TCLK, T1CH0, T1CH1, T2CH0, T2CH1, T2CH2, T2CH3, T2CH4,
T2CH5 to TPMCLK, TPM1CH0, TPM1CH1, TPM2CH0, TPM2CH1,
TPM2CH2, TPM2CH3, TPM2CH4, TPM2CH5.
• Changed ‘LCDCPEN” to “LCDPEN” and “LCDFWF” to “LCDWF.”
• In Chapter 12, “Inter-Integrated Circuit (S08IICV2) ,” a note is added in the
introduction mentioning that MC9S08LG32 series of MCUs include only one
IIC module.