NXP Semiconductors MC9S08LG16, Reference Manual

Page: 202 / 373

Chapter 10 Analog-to-Digital Converter (S08ADC12V1)
MC9S08LG32 MCU Series, Rev. 5
202 Freescale Semiconductor
10.1.4.1 Configurations for Low Power Modes
The ADC, if enabled in stop3 mode, must be configured to use the asynchronous clock source, ADACK,
to meet the ADC minimum frequency requirements.
10.1.4.2 Channel Assignments
The ADC channel assignments for the MC9S08LG32 series devices are shown in Table 10-1 . Reserved
channels convert to an unknown value.
NOTE
Selecting the internal bandgap channel requires BGBE = 1 in SPMSC1, see
Section 5.8.7, “System Power Management Status and Control 1 Register
(SPMSC1)
,” for more details. For value of bandgap voltage reference, see
MC9S08LG32 Data Sheet .
10.1.4.3 Alternate Clock
The ADC is capable of performing conversions using the MCU bus clock, the bus clock divided by two,
the local asynchronous clock (ADACK) within the module, or the alternate clock (ALTCLK). The
Table 10-1. ADC Channel Assignment
ADCH Channel Input Pin Control ADCH Channel Input Pin Control
00000 AD0 PTA2/ADP0 ADPC0 10000 AD16 Reserved N/A
00001 AD1 PTA3/ADP1 ADPC1 10001 AD17 Reserved N/A
00010 AD2 PTA4/ADP2 ADPC2 10010 AD18 Reserved N/A
00011 AD3 PTA5/ADP3 ADPC3 10011 AD19 Reserved N/A
00100 AD4 PTA6/ADP4 ADPC4 10100 AD20 Reserved N/A
00101 AD5 PTA7/ADP5 ADPC5 10101 AD21 V
LL2
N/A
00110 AD6 PTH0/ADP6 ADPC6 10110 AD22 V
LL1
N/A
00111 AD7 PTH1/ADP7 ADPC7 10111 AD23 Reserved N/A
01000 AD8 PTH2/ADP8 ADPC8 11000 AD24 Reserved N/A
01001 AD9 PTH3/ADP9 ADPC9 11001 AD25 Reserved N/A
01010 AD10 PTH4/ADP10 ADPC10 11010 AD26 Temperature
Sensor
1
1
For information, see Section 10.1.4.5, “Temperature Sensor .”
N/A
01011 AD11 PTH5/ADP11 ADPC11 11011 AD27 Internal Bandgap N/A
01100 AD12 PTF0/ADP12 ADPC12 11100 — Reserved N/A
01101 AD13 PTF1/ADP13 ADPC13 11101 V
REFH
V
REFH
N/A
01110 AD14 PTF2/ADP14 ADPC14 11110 V
REFL
V
REFL
N/A
01111 AD15 PTH6/ADP15 ADPC15 11111 Module
Disabled
None N/A