
Section 7: TSP command reference
2606B System SourceMeter® Instrument Reference Manual
7-316
2606B-901-01 Rev. B / May 2018
Example 1
requestSRQEnableRegister = status.MSB + status.OSB
status.request_enable = requestSRQEnableRegister
Uses constants to set the MSB and OSB bits of the service request (SRQ) enable register.
Example 2
-- decimal 129 = binary 10000001
requestSRQEnableRegister = 129
status.request_enable = requestSRQEnableRegister
Uses a decimal value to set the MSB and OSB bits of the service request (SRQ) enable register.
Also see
Status byte and service request (SRQ)
(on page E-13)
(on page 7-250)
(on page 7-321)
status.request_event
This attribute stores the service request (SRQ) event register.
Type
TSP-Link accessible
Affected by
Where saved
Default value
Attribute (R)
Yes
Not applicable
Not saved
0
Usage
requestSRQEventRegister
= status.request_event
requestSRQEventRegister
The status of the request event register; a zero (0) indicates no bits set;
other values indicate various bit settings
Details
This attribute is used to read the service request event register, which is returned as a numeric value.
Reading this register returns a value. The binary equivalent of the value of this attribute indicates
which register bits are set. In the binary equivalent, the least significant bit is bit B0, and the most
significant bit is bit B7. For example, if a value of
1.02
(which is 129) is read as the value of
this register, the binary equivalent is 1000 0001. This value indicates that bit B0 and bit B7 are set.
B7
B6
B5
B4
B3
B2
B1
B0
**
>
>
>
>
>
>
*
1
0
0
0
0
0
0
1
* Least significant bit
** Most significant bit
The returned value can indicate one or more status events occurred.
For information about .condition, .enable, .event, .ntr, and .ptr registers, refer to
Enable and transition registers
(on page E-16). The individual bits of this
register are defined in the following table.