Registers
809
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
1.3.11.15 SC_M_cfg_sc18 Register (offset = 48h) [reset = 0h]
SC_M_cfg_sc18 is shown in
and described in
.
Figure 1-488. SC_M_cfg_sc18 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Reserved
R-0h
LEGEND: R/W = Read/Write; R = Read only; -
n
= value after reset
Table 1-403. SC_M_cfg_sc18 Register Field Descriptions
Bit
Field
Type
Reset
Description
31-0
Reserved
R
0h
Reserved