ATM Pace Control
MPC885 PowerQUICC Family Reference Manual, Rev. 2
Freescale Semiconductor
40-9
2. Use TCT[TSERVICE] = 11 with a low out-of-buffers rate (APCP << OOBR < APC_table_size).
OOBR should be low enough so as not to consume too much CPM power when polling yet high
enough not to create cell delay. In this case when data is not ready, the APC keeps serving the
channel at a much lower rate and uses the APCP value only when buffers are ready.
NOTE
After the ACT bit has been cleared by the CPM, the CPU should wait at least
one APC timer interval and afterwards check the corresponding PHY
transmit queue until the TQ_APTR has reached or passed the TQ_TPTR. In
other words, until the channel number has been safely handled and also
cleared out of the transmit queue. Only then is it safe to access or reuse the
TCT.
40.1.8
APC Initialization and Operating Considerations
As long as the APC timer (CPM timer 4) is not active, the APC parameters may be initialized in any order.
The APC timer must be initialized last, following the initialization of the APC priority levels of all the
ATM ports in the system. Failure to initialize the APC timer last will allow the scheduling algorithm to
start prematurely, resulting in unpredictable behavior.
Furthermore, the APC scheduling table parameters must be initialized before any
TRANSMIT
ACTIVATE
CHANNEL
commands are issued. However, these commands may be issued at any time, whether the APC
timer is active or inactive. For more information, see the description of the
TRANSMIT
ACTIVATE
CHANNEL
command
Section 39.7, “ATM Commands.”
Also, note that the physical interface (serial or UTOPIA) must be enabled and its associated clocks and
synchronization signals must be active before the APC timer is activated. Otherwise, the transmit queue
will simply overflow (causing an APCO interrupt).
40.1.9
Modifying Channel Transmit Pace
The APC pace parameter in the TCT of any channel can be manipulated at any time. Software can use this
capability to support various dynamic traffic types, such as ABR.
40.1.10 Minimizing Cell Delay Variation
The number of cells sent in each time slot (determined by NCITS) has an effect on the maximum cell delay
variation (CDV) since the order of the cells in a given time slot is not controlled. Therefore, the CDV
increases as NCITS increases.
Also, as described before, the entries in the APC scheduling table are actually the heads of linked lists,
which allows the APC to schedule multiple channels for the same time slot. These linked lists can be of
unlimited depth, and although only NCITS cells are actually written to the transmit queue each time the
APCT_PTRx advances, no cells are lost because the lagging APCT_SPTRx service pointer keeps track of
the pending channels for next time. However, deeper linked lists result in more cell delay variation.
Therefore, if cell delay variation is a concern, schedule channels such that they are distributed as uniformly
as possible throughout the APC scheduling table. This can effectively be implemented by activating
Содержание PowerQUICC MPC870
Страница 1: ...MPC885 PowerQUICC Family Reference Manual Supports MPC885 MPC880 MPC875 MPC870 MPC885RM Rev 2 04 2006 ...
Страница 98: ...MPC885 PowerQUICC Family Reference Manual Rev 2 I 4 Freescale Semiconductor ...
Страница 118: ...MPC885 Overview MPC885 PowerQUICC Family Reference Manual Rev 2 1 20 Freescale Semiconductor ...
Страница 158: ...The MPC8xx Core MPC885 PowerQUICC Family Reference Manual Rev 2 3 18 Freescale Semiconductor ...
Страница 192: ...MPC885 Instruction Set MPC885 PowerQUICC Family Reference Manual Rev 2 5 22 Freescale Semiconductor ...
Страница 242: ...Instruction and Data Caches MPC885 PowerQUICC Family Reference Manual Rev 2 7 30 Freescale Semiconductor ...
Страница 288: ...MPC885 PowerQUICC Family Reference Manual Rev 2 III 4 Freescale Semiconductor ...
Страница 416: ...External Bus Interface MPC885 PowerQUICC Family Reference Manual Rev 2 13 42 Freescale Semiconductor ...
Страница 440: ...Clocks and Power Control MPC885 PowerQUICC Family Reference Manual Rev 2 14 24 Freescale Semiconductor ...
Страница 554: ...MPC885 PowerQUICC Family Reference Manual Rev 2 V 6 Freescale Semiconductor ...
Страница 606: ...SDMA Channels and IDMA Emulation MPC885 PowerQUICC Family Reference Manual Rev 2 19 20 Freescale Semiconductor ...
Страница 738: ...SCC Asynchronous HDLC Mode and IrDA MPC885 PowerQUICC Family Reference Manual Rev 2 25 16 Freescale Semiconductor ...
Страница 780: ...SCC Ethernet Mode MPC885 PowerQUICC Family Reference Manual Rev 2 27 24 Freescale Semiconductor ...
Страница 794: ...SCC Transparent Mode MPC885 PowerQUICC Family Reference Manual Rev 2 28 14 Freescale Semiconductor ...
Страница 848: ...Serial Peripheral Interface SPI MPC885 PowerQUICC Family Reference Manual Rev 2 30 18 Freescale Semiconductor ...
Страница 882: ...Universal Serial Bus USB MPC885 PowerQUICC Family Reference Manual Rev 2 31 34 Freescale Semiconductor ...
Страница 944: ...Parallel I O Ports MPC885 PowerQUICC Family Reference Manual Rev 2 34 26 Freescale Semiconductor ...
Страница 956: ...CPM Interrupt Controller MPC885 PowerQUICC Family Reference Manual Rev 2 35 12 Freescale Semiconductor ...
Страница 1004: ...Buffer Descriptors and Connection Tables MPC885 PowerQUICC Family Reference Manual Rev 2 37 30 Freescale Semiconductor ...
Страница 1022: ...ATM Parameter RAM MPC885 PowerQUICC Family Reference Manual Rev 2 38 18 Freescale Semiconductor ...
Страница 1068: ...ATM Pace Control MPC885 PowerQUICC Family Reference Manual Rev 2 40 22 Freescale Semiconductor ...
Страница 1090: ...UTOPIA Interface MPC885 PowerQUICC Family Reference Manual Rev 2 43 8 Freescale Semiconductor ...
Страница 1120: ...AAL2 Implementation MPC885 PowerQUICC Family Reference Manual Rev 2 44 30 Freescale Semiconductor ...
Страница 1162: ...Fast Ethernet Controller FEC MPC885 PowerQUICC Family Reference Manual Rev 2 45 40 Freescale Semiconductor ...
Страница 1172: ...SEC Lite Overview MPC885 PowerQUICC Family Reference Manual Rev 2 46 8 Freescale Semiconductor ...
Страница 1176: ...SEC Lite Address Map MPC885 PowerQUICC Family Reference Manual Rev 2 47 4 Freescale Semiconductor ...
Страница 1214: ...SEC Lite Execution Units MPC885 PowerQUICC Family Reference Manual Rev 2 48 38 Freescale Semiconductor ...
Страница 1312: ...Byte Ordering MPC885 PowerQUICC Family Reference Manual Rev 2 A 8 Freescale Semiconductor ...
Страница 1313: ...MPC885 PowerQUICC Family Reference Manual Rev 2 Freescale Semiconductor B 1 Appendix B Serial Communications Performance TBD ...
Страница 1314: ...Serial Communications Performance MPC885 PowerQUICC Family Reference Manual Rev 2 B 2 Freescale Semiconductor ...
Страница 1320: ...Register Quick Reference Guide MPC885 PowerQUICC Family Reference Manual Rev 2 C 6 Freescale Semiconductor ...
Страница 1336: ...MPC885 PowerQUICC Family Reference Manual Rev 2 D 16 Freescale Semiconductor ...
Страница 1358: ...MPC885 PowerQUICC Family Reference Manual Rev 2 D 38 Freescale Semiconductor ...
Страница 1370: ...MPC880 MPC885 PowerQUICC Family Reference Manual Rev 2 E 4 Freescale Semiconductor ...
Страница 1384: ...Serial ATM Scrambling Reception and SI Programming MPC885 PowerQUICC Family Reference Manual Rev 2 H 6 Freescale Semiconductor ...
Страница 1386: ...Revision History MPC885 PowerQUICC Family Reference Manual Rev 2 I 2 Freescale Semiconductor ...