Reset
MPC885 PowerQUICC Family Reference Manual, Rev. 2
11-2
Freescale Semiconductor
•
External soft reset
•
Internal soft reset
— Debug port soft reset
All of these reset sources are fed into the reset controller and, depending on the source of the reset, different
actions are taken. The reset status register reflects the last source to cause a reset.
11.1.1
Power-On Reset
Power-on reset of the MPC885 is accomplished through the PORESET input signal. The PORESET signal
must be externally asserted following initial power-up. When PORESET is asserted the MODCK bits are
sampled to configure SCCR[PTDIV] and SCCR[PTSEL]. The phase-locked loop multiplication factor is
configured for default operation in the PLPRCR register. When PORESET is negated, the MODCK values
are sampled and internally latched. To ensure proper operation, PORESET should be asserted for a
minimum of 3 µs. After sampling the assertion of PORESET, the MPC885 enters the power-on reset state
and stays there until both of the following events occur:
•
The internal PLL enters the lock state and the system clock is active.
•
PORESET is negated.
After the negation of PORESET or PLL lock, the core enters the state of internal initiated HRESET and
continues driving both HRESET and SRESET for 512 clock cycles. After 512 cycles elapse, the
MPC885’s configuration is sampled from the data signals and the core stops internally asserting both
HRESET and SRESET. To ensure prompt negation, external pull-up resistors should be provided to drive
HRESET and SRESET high. After HRESET and SRESET are internally negated, a 16-cycle period passes
before the presence of an external (hard/soft) reset is sampled. See
Section 11.3.1, “Hard Reset,”
for more
information.
11.1.2
External Hard Reset
The hard reset (HRESET) signal is a bidirectional, active low, open-collector I/O signal. The MPC885 can
only sample an external assertion of HRESET if it occurs while the MPC885 is not internally asserting
HRESET. While HRESET is asserted, SRESET is also asserted.
11.1.3
Internal Hard Reset
When the core initiates a hard reset it asserts the HRESET and SRESET signals for 512 cycles. After 512
clock cycles the data signals are sampled, initial configuration is established, and the core stops driving
the HRESET and SRESET signals. Following the negation of HRESET and SRESET a 16-cycle period
passes before an external hard or soft reset is sampled. Note that external pull-up resistors should be
provided to drive HRESET and SRESET high. See
Section 11.3.1, “Hard Reset,”
for more information.
The causes of internal hard reset are as follows:
•
Software watchdog reset
•
Checkstop reset
•
Debug port hard reset
Содержание PowerQUICC MPC870
Страница 1: ...MPC885 PowerQUICC Family Reference Manual Supports MPC885 MPC880 MPC875 MPC870 MPC885RM Rev 2 04 2006 ...
Страница 98: ...MPC885 PowerQUICC Family Reference Manual Rev 2 I 4 Freescale Semiconductor ...
Страница 118: ...MPC885 Overview MPC885 PowerQUICC Family Reference Manual Rev 2 1 20 Freescale Semiconductor ...
Страница 158: ...The MPC8xx Core MPC885 PowerQUICC Family Reference Manual Rev 2 3 18 Freescale Semiconductor ...
Страница 192: ...MPC885 Instruction Set MPC885 PowerQUICC Family Reference Manual Rev 2 5 22 Freescale Semiconductor ...
Страница 242: ...Instruction and Data Caches MPC885 PowerQUICC Family Reference Manual Rev 2 7 30 Freescale Semiconductor ...
Страница 288: ...MPC885 PowerQUICC Family Reference Manual Rev 2 III 4 Freescale Semiconductor ...
Страница 416: ...External Bus Interface MPC885 PowerQUICC Family Reference Manual Rev 2 13 42 Freescale Semiconductor ...
Страница 440: ...Clocks and Power Control MPC885 PowerQUICC Family Reference Manual Rev 2 14 24 Freescale Semiconductor ...
Страница 554: ...MPC885 PowerQUICC Family Reference Manual Rev 2 V 6 Freescale Semiconductor ...
Страница 606: ...SDMA Channels and IDMA Emulation MPC885 PowerQUICC Family Reference Manual Rev 2 19 20 Freescale Semiconductor ...
Страница 738: ...SCC Asynchronous HDLC Mode and IrDA MPC885 PowerQUICC Family Reference Manual Rev 2 25 16 Freescale Semiconductor ...
Страница 780: ...SCC Ethernet Mode MPC885 PowerQUICC Family Reference Manual Rev 2 27 24 Freescale Semiconductor ...
Страница 794: ...SCC Transparent Mode MPC885 PowerQUICC Family Reference Manual Rev 2 28 14 Freescale Semiconductor ...
Страница 848: ...Serial Peripheral Interface SPI MPC885 PowerQUICC Family Reference Manual Rev 2 30 18 Freescale Semiconductor ...
Страница 882: ...Universal Serial Bus USB MPC885 PowerQUICC Family Reference Manual Rev 2 31 34 Freescale Semiconductor ...
Страница 944: ...Parallel I O Ports MPC885 PowerQUICC Family Reference Manual Rev 2 34 26 Freescale Semiconductor ...
Страница 956: ...CPM Interrupt Controller MPC885 PowerQUICC Family Reference Manual Rev 2 35 12 Freescale Semiconductor ...
Страница 1004: ...Buffer Descriptors and Connection Tables MPC885 PowerQUICC Family Reference Manual Rev 2 37 30 Freescale Semiconductor ...
Страница 1022: ...ATM Parameter RAM MPC885 PowerQUICC Family Reference Manual Rev 2 38 18 Freescale Semiconductor ...
Страница 1068: ...ATM Pace Control MPC885 PowerQUICC Family Reference Manual Rev 2 40 22 Freescale Semiconductor ...
Страница 1090: ...UTOPIA Interface MPC885 PowerQUICC Family Reference Manual Rev 2 43 8 Freescale Semiconductor ...
Страница 1120: ...AAL2 Implementation MPC885 PowerQUICC Family Reference Manual Rev 2 44 30 Freescale Semiconductor ...
Страница 1162: ...Fast Ethernet Controller FEC MPC885 PowerQUICC Family Reference Manual Rev 2 45 40 Freescale Semiconductor ...
Страница 1172: ...SEC Lite Overview MPC885 PowerQUICC Family Reference Manual Rev 2 46 8 Freescale Semiconductor ...
Страница 1176: ...SEC Lite Address Map MPC885 PowerQUICC Family Reference Manual Rev 2 47 4 Freescale Semiconductor ...
Страница 1214: ...SEC Lite Execution Units MPC885 PowerQUICC Family Reference Manual Rev 2 48 38 Freescale Semiconductor ...
Страница 1312: ...Byte Ordering MPC885 PowerQUICC Family Reference Manual Rev 2 A 8 Freescale Semiconductor ...
Страница 1313: ...MPC885 PowerQUICC Family Reference Manual Rev 2 Freescale Semiconductor B 1 Appendix B Serial Communications Performance TBD ...
Страница 1314: ...Serial Communications Performance MPC885 PowerQUICC Family Reference Manual Rev 2 B 2 Freescale Semiconductor ...
Страница 1320: ...Register Quick Reference Guide MPC885 PowerQUICC Family Reference Manual Rev 2 C 6 Freescale Semiconductor ...
Страница 1336: ...MPC885 PowerQUICC Family Reference Manual Rev 2 D 16 Freescale Semiconductor ...
Страница 1358: ...MPC885 PowerQUICC Family Reference Manual Rev 2 D 38 Freescale Semiconductor ...
Страница 1370: ...MPC880 MPC885 PowerQUICC Family Reference Manual Rev 2 E 4 Freescale Semiconductor ...
Страница 1384: ...Serial ATM Scrambling Reception and SI Programming MPC885 PowerQUICC Family Reference Manual Rev 2 H 6 Freescale Semiconductor ...
Страница 1386: ...Revision History MPC885 PowerQUICC Family Reference Manual Rev 2 I 2 Freescale Semiconductor ...