Texas Instruments TM4C1294NCPDT, Datasheet

Page: 639 / 1890

Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030
This register provides a bitwise status of which FWBn registers have been written by the processor
since the last write of the Flash memory write buffer. The entries with a 1 are written on the next
write of the Flash memory write buffer. This register is cleared after the write operation by hardware.
A protection violation on the write operation also clears this status.
Software can program the same 32 words to various Flash memory locations by setting the
FWB[n]
bits after they are cleared by the write operation. The next write operation then uses the same data
as the previous one. In addition, if a
FWBn register change should not be written to Flash memory,
software can clear the corresponding
FWB[n]
bit to preserve the existing data when the next write
operation occurs.
Flash Write Buffer Valid (FWBVAL)
Base 0x400F.D000
Offset 0x030
Type RW, reset 0x0000.0000
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
FWB[n]
RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW Type
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
FWB[n]
RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW Type
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset
Description Reset Type Name Bit/Field
Flash Memory Write Buffer
Description Value
The corresponding FWBn register has no new data to be written. 0
The corresponding FWBn register has been updated since the
last buffer write operation and is ready to be written to Flash
memory.
1
Bit 0 corresponds to FWB0 , offset 0x100, and bit 31 corresponds to
FWB31 , offset 0x13C.
0x0 RW FWB[n] 31:0
639 June 18, 2014
Texas Instruments-Production Data
Tiva
™
TM4C1294NCPDT Microcontroller